aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-09-26add CInferMDirSpecDonggyu Kim
2016-09-26fix CInferMDir on SubAccessDonggyu Kim
2016-09-26Added max width check to dshl shift amount (#318)Adam Izraelevitz
2016-09-25Spec features added: AnalogType and Attach (#295)Adam Izraelevitz
2016-09-25offload latency pipe generation for memories from VerilogEmitterDonggyu Kim
2016-09-25more readable verilog generation for register updatesDonggyu Kim
2016-09-25Syntactic sugar says use (A, B) instead of Tuple2[A, B]chick
2016-09-25use sys.error instead of deprecated errorchick
2016-09-25stuff like this mutable.LinkedHashMap needs the mutable prefixchick
2016-09-25remove unnecessary blockschick
2016-09-25implicit functions should specify return typechick
2016-09-25 use name parameter when calling a function with boolean constantchick
2016-09-25Change file name ReplacesSubAccesses ReplaceAccesschick
2016-09-25convert all occurencess of BigInt == Int to BigInt == BigIntchick
2016-09-25Fix Anonymous function convertible to a method valuechick
2016-09-25Minor fixes, typo in wordchick
2016-09-25Use empty-parens as appropriate for f: => Unit callschick
2016-09-23use .count instead of filter and sizechick
2016-09-23Use parens on Unit methodschick
2016-09-23use .isEmpty, .nonEmpty, isDefinedchick
2016-09-23use .indiceschick
2016-09-23use .head instead of (0)chick
2016-09-22Fixed width inference for add, sub (#312)Adam Izraelevitz
2016-09-21Fix clock connections in InferReadWrite (#310)Donggyu
2016-09-21swap functions in MemPortUtils and MemTransformUtils properly for further ref...Donggyu Kim
2016-09-21refactor AnnotateValidMemConfigsDonggyu Kim
2016-09-21refactor ReplaceMemMacrosDonggyu Kim
2016-09-21refactor UpdateDuplicateMemMacrosDonggyu Kim
2016-09-21clean up ReplSeqMemDonggyu Kim
2016-09-21refactor AnnotateMemMacrosDonggyu Kim
2016-09-21refactor InferReadWriteDonggyu Kim
2016-09-21generalize Analysis.getConnects for code resuseDonggyu Kim
2016-09-16fill empty module body with "begin end" (#305)Yunsup Lee
2016-09-15Fix non-determinism bug in ExpandWhens (#303)Jack Koenig
2016-09-14fix spaces in WIR.scalaDonggyu Kim
2016-09-14style fixes for Compiler.scala, LoweringCompiler.scalaDonggyu Kim
2016-09-14Fix for more general case of getConnectOrigin with reg feedback (#301)Angie Wang
2016-09-14Added Rob.fir for regression testing (#258)Donggyu
2016-09-14fix enable signal inferecne for smems' read ports (#289)Donggyu
2016-09-14Fixed infinite loop for finding connect origin in ReplSeqMem (#300)Angie Wang
2016-09-13Fix a lurking width-inference bug; improve adjacent style (#298)Andrew Waterman
2016-09-13use BoolType for UIntType(IntWidth(1))Donggyu Kim
2016-09-13remove VIndentDonggyu Kim
2016-09-13use case object for WVoid, WInvalidDonggyu Kim
2016-09-13cache IntWidths to avoid redudant object creationsDonggyu Kim
2016-09-13use case object for KindDonggyu Kim
2016-09-13clean up PadWidthDonggyu Kim
2016-09-13clean up LowerTypesDonggyu Kim
2016-09-13clean up Passes.scalaDonggyu Kim
2016-09-13type aliasesDonggyu Kim
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-16 22:33:20 +0000