aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2019-02-28[ExpandWhens] Don't create nodes to hold Muxes with >0 void cases (#1039)Albert Magyar
2019-02-27Add --nodedup option to facilitate FIRRTL to verilog regression testing. (#1035)Jim Lawson
2019-02-27Create a simple generic GraphViz renderer for DiGraph (#1034)Chick Markley
2019-02-25Run CheckHighForm after all non-emitter transforms in firrtl tests (#548)Jack Koenig
2019-02-25Detect and error on registers with flip in type (#1031)Albert Magyar
2019-02-25Fix almost all Scaladoc warningsSchuyler Eldridge
2019-02-22Add Width Constraints with Annotations (#956)Albert Chen
2019-02-22Stop reporting exceptions in custom transformations as internal errors (#867)Jack Koenig
2019-02-21Don't let the main module become deduped out of existence. (#1023)Jim Lawson
2019-02-21No time left for you - quickly rename deep bundles still occasionally fails. ...Jim Lawson
2019-02-21Prevent Flatten from stripping all annotations (#1024)Schuyler Eldridge
2019-02-21Correctly handle dots in loaded memory paths (#984)Nick Hynes
2019-02-20Attempt to deal with timing vagaries in UniquifySpec.quicklyrenamedeepbundles...Jim Lawson
2019-02-14Asynchronous Reset (#1011)Jack Koenig
2019-02-11Fix typo for -c: compiler -> circuit (#1014)John Wright
2019-02-05Do Shr constant propagation in LegalizeSchuyler Eldridge
2019-02-05Add RemoveValidIf to -X mverilogSchuyler Eldridge
2019-02-05Add "mverilog" and "sverilog" DriverSpec testsSchuyler Eldridge
2019-02-05Add "mverilog" Compiler Option, Compiler FixesSchuyler Eldridge
2019-02-05Missed constprop opportunity (#1009)Andrew Waterman
2019-02-04Correct Kind info from #1010 (#1012)Albert Magyar
2019-02-01Mem helpers (#1010)Albert Magyar
2019-01-31Use apache commons for string escaping instead of reflection (#1008)Jack Koenig
2019-01-28typo fix (#1001)Sequencer
2019-01-26Use default test_run_dir for more DriverSpec tests. (#1006)Jim Lawson
2019-01-23Improve Shl codegen; eliminate Shlw WIR node (#994)Andrew Waterman
2019-01-22Merge branch 'master' into top-wiring-aggregatesDavid Biancolin
2019-01-22Bump copyright year (#999)Jim Lawson
2019-01-21Merge branch 'master' into top-wiring-aggregatesDavid Biancolin
2019-01-13Suppress unchecked warning in Constant PropagationJack Koenig
2019-01-13Constant Propagate dshl and dshr with constant amountsJack Koenig
2019-01-13Keep constant propagating expressions until done optimizingJack Koenig
2019-01-08Avoid enforcing time constrains during coverage tests. (#989)Jim Lawson
2019-01-04Fix GroupComponents to work with unused componentsJack Koenig
2019-01-02Make GroupComponents run ResolveKindsJack Koenig
2018-12-25Performance fix of Uniquify for deep bundles (#980)Adam Izraelevitz
2018-12-21Small convenience tweaks to IR/WIR APIs (#961)Albert Magyar
2018-12-21Enhance CheckCombLoops to support annotated ExtModule paths (#962)Albert Magyar
2018-12-20Require transforms.size >= 1 for CompilersSchuyler Eldridge
2018-12-20Use IdentityTransform to construct NoneCompilerSchuyler Eldridge
2018-12-19Add IdentityTransformSchuyler Eldridge
2018-12-18Give better error when mport references non-existant memory. (#975)Paul Rigge
2018-12-13[Top Wiring] Expand top wiring to work on aggregatesDavid Biancolin
2018-12-12Remove side effect from DiGraph summationSchuyler Eldridge
2018-12-06Fix bug in dedup where lots of annotations could prevent dedup (#958)Jack Koenig
2018-11-29Replace Mappers with Foreachers in several passes (#954)Albert Magyar
2018-11-27Add foreach as alternative to map (#952)Adam Izraelevitz
2018-11-27Add "none" compiler (#953)Jack Koenig
2018-11-26Make return types of util functions more specific (#949)Albert Magyar
2018-11-21Change firrtl.options API, add PhaseSchuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 13:31:24 +0000