aboutsummaryrefslogtreecommitdiff
path: root/src/test
AgeCommit message (Collapse)Author
2016-09-07refactor checksDonggyu Kim
2016-09-06Address style feedback and add tests for getConnectOrigin utilityAngie
2016-09-06Expanded annotations for valid memory sizesAngie
2016-09-06Added simple unit test for ReplSeqMemAngie
2016-08-25emit wires instead of registers for invalid randomizationHoward Mao
Before, the verilog emitter would connect registers to the invalid ports and use random initialization on the generated registers. It is better to generate wires instead and use random assignment on the wires.
2016-08-25update verilog generation testHoward Mao
2016-08-16add test case for clock type connection (#239)mwachs5
2016-08-04Addd check: bits, tail, head arg widthazidar
2016-08-03fixes small mistakes in serialize (#216)Donggyu
2016-08-02Merge pull request #203 from ucb-bar/fix_mem_inferAdam Izraelevitz
Fix mem infer
2016-08-02make infer readwrite ports optionalDonggyu Kim
turned on with '--inferRW <circuit name>'
2016-08-02Merge pull request #214 from ucb-bar/fix-thread-unsafetyAdam Izraelevitz
Fix use of global state in instance loop checking
2016-08-02Merge pull request #211 from ucb-bar/fix-subaccessAdam Izraelevitz
Refactor RemoveAccesses and fix bug #210.
2016-08-02Fix use of global state in instance loop checkingjackkoenig
Also increase sensitivity of thread safety checking Fixes #159
2016-08-01Refactor RemoveAccesses and fix bug #210.azidar
Added corresponding unit test.
2016-08-01Fix StringSpec generators to only choose from valid values.Jack Koenig
The old almost equivalent syntax gives the same result but can cause the test to fail if too many invalid values are thrown away.
2016-07-27Fixed compilation error using old annotationsazidar
2016-07-27Reworked annotation system. Added tenacity and permissibilityAdam Izraelevitz
Conflicts: src/main/scala/firrtl/Compiler.scala src/main/scala/firrtl/LoweringCompilers.scala src/main/scala/firrtl/passes/Inline.scala src/test/scala/firrtlTests/AnnotationTests.scala src/test/scala/firrtlTests/InlineInstancesTests.scala
2016-07-27Merge pull request #198 from ucb-bar/add-chirrtl-checkAdam Izraelevitz
Added a Chirrtl check for undeclared wires, etc.
2016-07-25Detects and flags cyclic module loopschick
2016-07-21Added a Chirrtl check for undeclared wires, etc.azidar
2016-06-10API Cleanup - ASTJack
trait AST -> abstract class FirrtlNode Move all IR to new package ir Add import of firrtl.ir._
2016-06-10Add test to check compiler is thread safeJack Koenig
2016-05-24Added Errors class and fixed tests.azidar
Canonicalizes catching/throwing PassExceptions.
2016-05-24add better type mismatch error messageColin Schmidt
also check for it int unittest
2016-05-24Add integration test for single-ported memoryjackkoenig
2016-05-12Restructured Compiler to use Transforms. Added an InlineInstance pass.Adam Izraelevitz
Transforms are new unit of modularity within the compiler.
2016-05-12Implement File Infojackkoenig
2016-05-10Add test suite for Constant PropagationAdam Izraelevitz
Add unit tests for splitting expressions and padding widths
2016-05-03Add Tests for Check InitializationAdam Izraelevitz
2016-05-03Add Expand Whens testjackkoenig
2016-05-03Make simulations that time out fail when run in firrtlTestsjackkoenig
2016-04-26Test that nested expressions don't make it to the EmitterAndrew Waterman
2016-04-26Fixed the check for bundle equality to allow relative flips to be wrong, but ↵Adam Izraelevitz
the leaf directions are the same
2016-04-26Add test for recursive check for whether BundleType contains flipsAdam Izraelevitz
2016-04-22Add tests for Uniquify passjackkoenig
2016-04-22Add Lower Types testsjackkoenig
2016-04-22Add "normalize" function to FirrtlSpec for easier string comparison testingjackkoenig
2016-04-20Add tests for CHIRRTL mem port definitions.jackkoenig
Including using different clocks and ports defined in when scope.
2016-04-20Fix top.cpp reset race condition #137jackkoenig
2016-04-16Add license to testsjackkoenig
2016-04-16Add some Parser testsjackkoenig
Need many more, but this at least checks some DefMemory, DefRegister, and keyword cases.
2016-04-09Adds check for type of DefRegister initializationjackkoenig
Fixes #89
2016-04-09Fix bundle type equalityAdam Izraelevitz
Was not checking for length of bundles, so if the bundles matched but one had more fields, it was not caught.
2016-04-08Fixed bug in Remove Accesses where a WSubAccess's index was not checked for ↵Adam Izraelevitz
accesses. Fixes #105
2016-04-08Add small test for issue #105jackkoenig
2016-03-15Revamp string literal handlingjackkoenig
2016-03-10Add support for right shift by amount larger than argument widthjackkoenig
2016-03-03Add some integration tests: successful compilation and executionjackkoenig
2016-02-25Remove brittle rocket comparison to expected verilog test.jackkoenig