aboutsummaryrefslogtreecommitdiff
path: root/src/test
diff options
context:
space:
mode:
authorAngie2016-08-24 19:12:38 -0700
committerjackkoenig2016-09-06 00:17:18 -0700
commit355cf277f6f7999b27611ada052fcf3005b015d9 (patch)
treef3e4d3c7219680d8b79687b98fae7d06c6b6f50e /src/test
parentb0252c1f56b92d4bde83cf73059a1c2566a8ba55 (diff)
Expanded annotations for valid memory sizes
Diffstat (limited to 'src/test')
-rw-r--r--src/test/scala/firrtlTests/ReplSeqMemTests.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/test/scala/firrtlTests/ReplSeqMemTests.scala b/src/test/scala/firrtlTests/ReplSeqMemTests.scala
index 3f911fea..57a274c2 100644
--- a/src/test/scala/firrtlTests/ReplSeqMemTests.scala
+++ b/src/test/scala/firrtlTests/ReplSeqMemTests.scala
@@ -17,7 +17,7 @@ class ReplSeqMemSpec extends SimpleTransformSpec {
new EmitFirrtl(writer)
)
- "ReplSeqMem" should "generated blackbox wrappers (no wmask, r, w ports)" in {
+ "ReplSeqMem" should "generate blackbox wrappers (no wmask, r, w ports)" in {
val input = """
circuit sram6t :
module sram6t :