summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Module.scala
AgeCommit message (Expand)Author
2016-09-21Make implicit clock name consistent (#288)Andrew Waterman
2016-08-24Per Chisel meeting.chick
2016-08-21provides signal name methods for firrtl annotation and chisel testersDonggyu Kim
2016-08-16Provide public SignalID trait to be used to conjure up a signal identifier.Jim Lawson
2016-08-09Support Module name overrides with "override def desiredName"Andrew Waterman
2016-07-20Generate better names for nodes (#190)Jack Koenig
2016-07-01Reflectively name Module fields declared in superclassesAndrew Waterman
2016-06-20Rename "package", "import", and explicit references to "chisel3".Jim Lawson
2016-06-20Rename chisel3 package.Jim Lawson