aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/ModuleWire.fir
AgeCommit message (Collapse)Author
2015-08-24Removed old chisel3 tests that all failed for syntax reasons. Tests should ↵azidar
now be small examples, categorized by either passes, errors, or features.
2015-06-02Added sequential/combinational memories. Started debugging verilog backend. ↵azidar
Added Long support so UInt(LARGENUMBER) works
2015-05-26Added <>. Added additional checks for primops. Added new chisel3 files.azidar