aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2023-03-20Make return value of Serializer.lazily lazy (#2627)HEADmaster1.6.xJack Koenig
Directly subclassing Iterable is lazy-ish, but if you call any operation on the resulting value (eg. map or ++) it will evaluate the Iterable and return a List.
2023-03-15Remove update_mergify workflow (#2616)Jack Koenig
2023-03-15Update serialization to firrtl-spec 1.2.0 (#2615)Jack Koenig
2023-03-15Merge pull request #2613 from chipsalliance/maintenance-modeJack Koenig
Maintenance mode
2023-03-15Enable binary compatibility checking for 1.6.Jack Koenig
2023-03-15Update README for maintenance modeJack Koenig
2023-03-15Prepare Mergify for changing the default branch to 1.6.xJack Koenig
2023-03-15Add 1.6.x to CIJack Koenig
2023-03-15Update PULL_REQUEST_TEMPLATE for 1.6.xJack Koenig
2023-02-23build.sc: fix NoSuchElementException: empty.head (#2605)Huang Rui
- Use regular expressions to get version strings more rigorously - Add version discriminant function, you can compare version size - Correct the version comparison of antlr under special conditions - Improve the version comparison of protoc Signed-off-by: Huang Rui <vowstar@gmail.com>
2023-02-03Fix invalid references generated by VerilogMemDelays (#2588)Alan L
Transformation of mem readwriters whose address contain references to readwriters of mems declared before it would contain invalid references to untransformed memory readwriter, as the connection is not transformed. This commit fixes this issue.
2023-01-25Serializer: only serialize smem RUW if non-default (#2597)Kevin Laeufer
This will make it easier to compile circuits with older compiler versions.
2023-01-25[smem] fix read-under-write serialization (#2595)Kevin Laeufer
* [smem] fix read-under-write serialization Also adds some tests for the parser and the serializer. * Serializer: always serialize smem ruw behavior * test: simplify smem test circuit
2023-01-12Switch from YosysHQ action to composite action (#2592)Jack Koenig
Based on https://github.com/chipsalliance/chisel3/pull/2901.
2023-01-09Update sbt to 1.8.2 (#2589)Scala Steward
2022-12-150-bit literals (#2544)Kevin Laeufer
* allow for zero-width integer literals * CheckWidths: ensure that width is non-negative
2022-12-06Enhance find heap bound (#2579)Jack Koenig
* Enhance find_heap_bound to not go smaller than min_step Previously, it could accidentally get a step size smaller than the min_step and just continue looping forever. Now the while loop has a new termination condition to catch this case. * Add context to find_heap_bound This new option allows for checking additional heap sizes in increments of the min_step above the found minimum heap size.
2022-12-05Bump Scala (#2578)Jack Koenig
2022-12-06Update sbt-scalafix to 0.10.4 (#2563)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com> Co-authored-by: Jack Koenig <koenig@sifive.com>
2022-12-06Update commons-text to 1.10.0 (#2566)Scala Steward
Co-authored-by: Jack Koenig <koenig@sifive.com> Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-06Update protobuf-java to 3.18.3 (#2553)Scala Steward
* Update protobuf-java to 3.18.3 * Revert commit(s) 4b5cbaf1 * Update protobuf-java to 3.18.3 Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt-mima-plugin to 1.1.1 (#2556)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt-ci-release to 1.5.11 (#2565)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update json4s-native to 4.0.6 (#2567)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update scalatest to 3.2.14 (#2570)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt-scalafmt to 2.5.0 (#2577)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt-protobuf to 0.7.2 (#2572)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt-assembly to 2.0.0 (#2564)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-12-05Update sbt to 1.8.0 (#2576)Scala Steward
2022-11-10Workaround issue in release automation (#2574)Jack Koenig
2022-09-22Fix serialization of whens with empty blocks (#2560)Jack Koenig
Also get rid of whitespace-only lines that were emitted after every when block.
2022-09-19Add Serializer.lazily for buffered serialization (#2554)Jack Koenig
This is needed for emitting modules that serialize to Strings larger than 2 GiB (the maximum String size on the JVM). It includes micro-optimized logic for turning arbitrarily nested when scopes into Iterable[String].
2022-09-13Make the Parser handle errors more gracefully (#2549)Jack Koenig
Ever since introducing the Listener, the firrtl Parser now can hit errors in the code converting from concrete syntax to abstract syntax that may be due to syntax errors. These errors are essentially broken assumptions about the structure of the parsed code because there is an error. These errors are reported before the standard ANTLR syntax errors are aggregated and reported, and thus could result in less than elegant error messages (eg. NullPointerException). Now, the Parser will mask off such errors in the event of standard syntax errors caught by the ANTLR-generated parser. This commit also cleans up some ParserSpec tests slightly to make the ScalaTest style more canonical.
2022-09-12Handle new keyword version as an identifier (#2550)Jack Koenig
2022-08-26FIRRTL version support (#2543)Zachary Yedidia
* Parse version and hardcode emitted version * Throw error if version is too high * Parse version even if rest is invalid * Change pattern match to if statement * Improve version grammar * Update tests * Remove outdated comment * Simplify grammar and use version class * Simplify and add no version test * Fix for conflicting lexer rule
2022-08-04Bump protobuf runtime to avoid CVE-2021-22569 (#2535)Jack Koenig
2022-08-03smt: make SMTExprMap object public (#2534)Kevin Laeufer
The simple functionality is needed in chiseltest.
2022-05-27Update README Prerequisites (#2525)Jack Koenig
* Fix Yosys link * Update SBT version
2022-04-25Update scalatest to 3.2.12 (#2524)Scala Steward
2022-04-21Fix optimization of register with reset but invalid connection (#2520)Jack Koenig
Fixes #2516 Previously, reg r : UInt<8>, clock with : reset => (p, UInt<8>(3)) r is invalid would compile to: reg r : UInt<8>, clock r <= UInt<8>(0) now it compiles to: reg r : UInt<8>, clock wire r_1 : UInt<8> r_1 is invalid r <= mux(reset, UInt<8>(3), r_1) This is consistent with the behavior for a reset with an asynchronous reset.
2022-04-21Update sbt-scalafix to 0.10.0 (#2517)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-21Update json4s-native to 4.0.5 (#2519)Lucheng Zhang
2022-04-20Update sbt-scalafix to 0.9.34 (#2456)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-20Update sbt-assembly to 1.2.0 (#2494)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-20Update sbt to 1.6.2 (#2496)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-20Update sbt-api-mappings to 3.0.2 (#2499)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-20Update sbt-mima-plugin to 1.1.0 (#2507)Scala Steward
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2022-04-11Fix incorrect deprecation warning for TargetDirAnnotation (#2511)Jack Koenig
2022-04-07Make MemConf's MemPort serialization deterministic (#2508)Chick Markley
Problem: MemConf serialization of MemPorts was not deterministic and the ordering seems to have changed as we move projects to 2.13 Downstream project can be adversely affected by changes in ordering This changes specifies as specific ordering that should be compatible with the historical one.
2022-04-05Use circuit name hashCode for circuit anno hashCode (#2504)Jack Koenig
It is unclear if having more than one circuit annotation even works. If it does, it is implausible that they would have the same circuit name since that would correspond to a namespace collision.
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 06:43:11 +0000