aboutsummaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2018-01-15WiringTransform Refactor (#648)Schuyler Eldridge
2018-01-08Typo: ExecutionOptionManager -> ExecutionOptionsManager.Leway Colin
2018-01-05Fix FirrtlExecutionOptions backward incompatible change (#704). (#720)Jim Lawson
2018-01-05Remove erroneous undef of RANDOMIZE in emitted VerilogJack Koenig
2017-12-29Add support for multiple annotation filesJack
2017-12-29Actually emit annotations as YAML instead of default toStringJack
2017-12-29Remove option --force-append-anno-file, make defaultJack Koenig
2017-12-29Add Driver.dramaticWarningJack
2017-12-29Add logger printing for declarations removed by DCEJack Koenig
2017-12-29Add NodeCount analysis for helping with performance debuggingJack Koenig
2017-12-27Removed top preamble (#640)Adam Izraelevitz
2017-12-26Adjust isVCSAvailable commentedwardcwang
2017-12-22API change: out-of-bounds vec accesses now invalid, not first element (#685)Adam Izraelevitz
2017-12-20Verify shl/shr amount is > 0 (#710)Jim Lawson
2017-12-20Fix bug in ConstProp where module dependency edges were dropped (#696)Jack Koenig
2017-12-20Make submodule inputs void in ExpandWhens (#706)Jack Koenig
2017-12-20Add "checker" to the set of Verilog keywords - fixes 455. (#711)Jim Lawson
2017-12-19support -X sverilog to output xxxx.sv file (#638)Wei Song (宋威)
2017-12-19Make toNamed invert serialize (#709)Schuyler Eldridge
2017-12-15getBuildDir now builds full pathAdam Izraelevitz
2017-12-12Add RemoveWires transformJack Koenig
2017-12-12Improve MultiInfo emission, add apply that squashes NoInfoJack Koenig
2017-12-12Make object ConstantPropagation utilsJack Koenig
2017-11-29Add alternative graph IR (#671)Wenyu Tang
2017-11-28Have DedupModules report renamingJack
2017-11-28Refactor RenameMap to rename Components if their Module is renamedJack
2017-11-16Move digraph exceptions out of digraph class (#688)Albert Magyar
2017-11-10Make digraph methods deterministic (#653)Albert Magyar
2017-11-08Add InfoSpec for checking Info propagationJack Koenig
2017-11-08Add FirrtlCheckers and scalatest helpers for testingJack Koenig
2017-11-08Emit source locators as comments in emitted VerilogJack Koenig
2017-10-31Fix bug emitting and reparsing ExtModule String parameters (#675)Jack Koenig
2017-09-30Make ReplaceAccesses optimize multi-dimensional accesses (#665)Albert Magyar
2017-09-30Fixed zero width cat but (#651)Adam Izraelevitz
2017-09-29StringLit.verilogEscape should support all printable ASCII chars (#668)Jack Koenig
2017-09-29Namespace - only save suffix for temp names (#667)Jack Koenig
2017-09-22Fix string lit (#663)Jack Koenig
2017-09-21Some ScalaDoc warning fixesEdward Wang
2017-09-21Fix problem where wrong verilog file is used. (#661)Chick Markley
2017-09-19Provide mechanism so that programs can optionally (#660)Chick Markley
2017-09-19Create way of collecting program arguments in Driver (#659)Chick Markley
2017-09-12Make pathsInDAG walk all possible paths (#655)Schuyler Eldridge
2017-09-06Write tests on multi-rooted circuits for ConstPropEdward Wang
2017-09-05Add InstanceGraph testsEdward Wang
2017-09-05Make InstanceGraph track module hierarchies not contained in the top-level hi...Albert Magyar
2017-08-31Added option to emit final annotations (#649)Adam Izraelevitz
2017-08-23Reorder port and wire assignments in Verilog (#641)Adam Izraelevitz
2017-08-14Constant propagation across module boundaries (#633)Jack Koenig
2017-08-04bug fix for cases when we want to flatten a module in which a module is insta...Andrey Ayupov
2017-08-01DCE for IsInvalid (#629)Donggyu
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 14:45:49 +0000