aboutsummaryrefslogtreecommitdiff
path: root/src/main/stanza/flo.stanza
AgeCommit message (Expand)Author
2016-08-15Remove stanza (#231)Adam Izraelevitz
2016-02-09Added license to FIRRTL filesazidar
2016-01-28Changed mod to remazidar
2015-08-25Removed IntWidth, now only use LongWidth. Now do width inference for Constant...azidar
2015-08-20Added Poison node. Includes tests. #26.azidar
2015-08-19Switched to new bigint libraryazidar
2015-08-04Added verilog keywords to uniquify themazidar
2015-08-03Changed name mangling to use _ as a delin. Fixed bug in checking forazidar
2015-07-30Added module name to error messages.azidar
2015-07-30Added eqv for bitwise equality, and change eq to be arithmetic equalityazidar
2015-07-30Updated lots of tests so they pass. Found one bug in expand whensazidar
2015-07-28Integrated bigint. Mostly works, but getting "cast" error for make Test.Adam Izraelevitz
2015-07-14Added clock supportazidar
2015-07-14Updated flo backendazidar
2015-07-14Still partial commit, many tests pass. Many tests fail.azidar
2015-06-04Fixed fir files so they correctly compile to verilog! Front-end needs to gene...azidar
2015-06-02Changed Core.fir so dshl wasn't huge. Fixed padding pass to preserve correct ...azidar
2015-06-02merge + fix trim to use correct bits operandsjackbackrack
2015-05-29fix concat, as-sint, turn off temp-eliminationjackbackrack
2015-05-27Added sequential memories. mem no longer exists, must declare either cmem or ...azidar
2015-05-27Added external modules. Switched lower firrtl back to wire r; r := Register, ...azidar
2015-05-21fix pad/trim pass and fix bug in bits-select width inferencejackbackrack
2015-05-21Added pad pass, used for flo backendazidar
2015-05-20Merge branch 'master' of github.com:ucb-bar/firrtlazidar
2015-05-20fix writeport emission for flojackbackrack
2015-05-20Added Pad pass to flo.stanza, which pads widths to make := and primops strict...azidar
2015-05-19get flo backend running again with no pads and generic operatorsjackbackrack
2015-05-18Big API Change. Pad is no longer supported. Widths of primops can be flexible...azidar
2015-05-15Updated firrtl for its passes to be a bit more modular, and to enable pluggin...azidar