summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/MultiClockSpec.scala
AgeCommit message (Expand)Author
2019-02-19Mainline Chisel multi-clock functionality (#1013)edwardcwang
2019-01-25WireDefault instead of WireInit, keep WireInit around (#986)Martin Schoeberl
2018-12-04Add asBool, deprecate toBoolJack Koenig
2018-06-01Literals set their ref so they no longer get named (#826)Jack Koenig
2017-08-17More of the bindings refactor (#635)Richard Lin
2017-08-17Make Reset a trait (#672)Jack Koenig
2017-04-02Make Module instantiations draw clock from Builder instead of parent (#568)Jack Koenig
2017-03-08Deprecate old Reg with nulls constructor (#455)Richard Lin
2017-02-16Add support for clock and reset scoping (#509)Jack Koenig