summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3/core/Binding.scala
AgeCommit message (Expand)Author
2019-05-20Repackagecore rebase (#1078)Jim Lawson
2019-05-09Fix treatment of Vec of Analog and Vec of Bundle of Analog (#1091)Jack Koenig
2019-03-29Ignore empty aggregates elements when binding aggregate direction (#946)Jack Koenig
2019-03-18Split #974 into two PRs - scalastyle updates (#1037)Jim Lawson
2019-01-21Unify internal (chisel3.core) and external (chisel3 / chisel3.experimental) M...Richard Lin
2018-11-26Trim Stack Trace (#931)Albert Chen
2018-07-04binding => topBinding so that partial Bundles work and undefined Bundle membe...ducky
2018-07-04Infrastructure for bundle literalsducky
2018-05-31Suggest wrapping in Wire(_) or IO(_) in requireIsHardware (#827)Jack Koenig
2018-02-07Cloning IO with compatibility 🦆 (#754)Richard Lin
2017-10-26Invalidateapi (#645)Adam Izraelevitz
2017-09-26Disallow assignment to op results (#698)Richard Lin
2017-06-26Directions internals mega-refactor (#617)Richard Lin
2017-04-13Module Hierarchy Refactor (#469)Richard Lin
2017-02-03Fix potential NPE if we try to evaluate isMissingIOWrapper() inside IO(). (#479)Jim Lawson
2017-01-20Add Record as new superclass of Bundle (#366)Jack Koenig
2016-11-17Eliminate some doc warningsducky
2016-10-04Generate a better error message for missing IO() wrapper - fix #305Jim Lawson
2016-09-01Move connection implicits from Module constructor to connection methods.Jim Lawson
2016-08-29Check module-specific compile options.Jim Lawson
2016-08-29Rename individual compile options.Jim Lawson
2016-08-17Rocket-chip updates.Jim Lawson
2016-08-17Reduce rocket-chip elaboration errors.Jim Lawson
2016-07-25Enable current (chisel2-style) compatibility mode.Jim Lawson
2016-07-18Update Chisel -> chisel3 references.Jim Lawson
2016-07-18Rename "Chisel" to "chisel3" (only git mv).Jim Lawson