| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-01-16 | WIP. Fixed a bunch of tests. Starting on implementing chirrtl, but hit ↵ | azidar | |
| roadblock in assigning clocked ports | |||
| 2016-01-16 | New memory works with verilog. Slowly changing tests and fixing bugs. | azidar | |
| Decided to not have Conditionally in low firrtl - instead, Print and Stop have enables | |||
| 2016-01-16 | WIP need to correctly output readwrite ports | azidar | |
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |