index
:
sfcX
1.6.x
master
sfc-scala3
Scala FIRRTL Compiler for chiselX
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2016-04-16
Add safety to Visitor.visitStmt to first check for TerminalNode
jackkoenig
2016-04-15
Fix Verilog emission for Modelsim compliation
Andrew Waterman
2016-04-14
Improve performance of CSE pass
Andrew Waterman
2016-04-14
Factor DCE re-running more cleanly
Andrew Waterman
2016-04-14
Add CSE pass
Andrew Waterman
2016-04-13
Extend mux constant propagation
Andrew Waterman
2016-04-13
Add shift/concat constant propagation
Andrew Waterman
2016-04-09
Adds check for type of DefRegister initialization
jackkoenig
2016-04-09
Fix bundle type equality
Adam Izraelevitz
2016-04-08
Fixed bug in Remove Accesses where a WSubAccess's index was not checked for a...
Adam Izraelevitz
2016-04-08
Add small test for issue #105
jackkoenig
2016-04-07
Add primitive dead code elimination pass
Andrew Waterman
2016-04-07
Split ConstProp pass into own file; propagate lits through nodes
Andrew Waterman
2016-04-07
Add constant propagation for muxes on UInt
Andrew Waterman
2016-04-07
Add basic constant propagation for logical operators
Andrew Waterman
2016-04-07
Make ConstProp pass more concise
Andrew Waterman
2016-04-06
Merge pull request #102 from ucb-bar/propagate-mem-port-types
Adam Izraelevitz
2016-04-04
Wrapped delay in ifndef verilator, as it is not supported by verilator
Adam Izraelevitz
2016-04-01
Propagate memory port types in Emitter
Andrew Waterman
2016-03-24
Fix Chirrtl serialization bug
jackkoenig
2016-03-18
Add guard to emission of simulation constructs
jackkoenig
2016-03-15
Change non-reentrant VerilogEmitter from object to class
Jack
2016-03-15
Revamp string literal handling
jackkoenig
2016-03-10
Add support for right shift by amount larger than argument width
jackkoenig
2016-03-10
Add Module Mappers
jackkoenig
2016-03-09
Fix StringLit to ignore escaped double quotes
davidbiancolin
2016-03-03
Remove unused files: DebugUtils and original Passes
jackkoenig
2016-03-03
Add some integration tests: successful compilation and execution
jackkoenig
2016-03-02
Remove implicits from serialize
jackkoenig
2016-03-01
Move mapper functions to implicit methods on IR vertices.
jackkoenig
2016-02-26
Merge pull request #77 from ucb-bar/separate-serialize
Jack Koenig
2016-02-25
Remove brittle rocket comparison to expected verilog test.
jackkoenig
2016-02-25
Separate serialize functions into separate file
jackkoenig
2016-02-25
Remove FlagUtils and related unused debug printing
jackkoenig
2016-02-25
Remove unused code in Driver, update help message
jackkoenig
2016-02-24
Fixed printf bugs in scala and stanza versions. Required special casing print...
Adam Izraelevitz
2016-02-24
Make rocket.fir regression test fail nicer on console
jackkoenig
2016-02-24
Quick fix for printf in the emitted Verilog
Kamyar Mohajerani
2016-02-23
Add rocket regression, just runs rocket.fir through Verilog compiler and comp...
Jack
2016-02-23
Change FIRRTL Compiler to remove CHIRRTL and Check High FIRRTL Form
Jack
2016-02-23
Stop closing writers in compiler, close in Driver instead (allows others to u...
Jack
2016-02-22
Change default log-level to warn, users should change manually if so desired
Jack
2016-02-22
Temporary Fix: get_type on depth=1 memories causing IntWidth(0) types
Jack
2016-02-10
Re-enable some passes
Palmer Dabbelt
2016-02-09
Merge branch 'master' of github.com:ucb-bar/firrtl
azidar
2016-02-09
Added license to FIRRTL files
azidar
2016-02-09
Added remaining check passes. Ready for open sourcing
azidar
2016-02-09
CHIRRTL passes work, parser is updated
azidar
2016-02-09
Bug Fixes in handling hyphens as part of IDs, proper handling of negative Int...
Jack
2016-02-09
Added migrated HighFormCheck to Scala FIRRTL, changes to IR and Utils for get...
Jack
[prev]
[next]