| Age | Commit message (Expand) | Author |
|---|---|---|
| 2016-12-08 | Clk2clock - rename the implicit "clk" module input "clock" (#387) | Jim Lawson |
| 2016-11-04 | Cleanup license at top of every file (#364) | Jack Koenig |
| 2016-09-12 | Add LegalizeSpec for testing Verilog Legalization pass | Jack |
| 2016-05-03 | Add Expand Whens test | jackkoenig |
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |