index
:
sfcX
1.6.x
master
sfc-scala3
Scala FIRRTL Compiler for chiselX
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
main
Age
Commit message (
Expand
)
Author
2015-05-04
Added a few more error checks. Not tested yet. Fixed bug in pad type inference
azidar
2015-05-04
merge
jackbackrack
2015-05-04
Fixed change where type of mux-ss was incorrect
azidar
2015-05-02
merge
jackbackrack
2015-05-02
Added a infrastructure for check passes, and wrote a few
azidar
2015-05-02
Now when expanding ConnectFrom/ToIndex, create a node for the index so it isn...
azidar
2015-05-01
add arsh refs
jackbackrack
2015-05-01
Bug fix. ExpWidth was improperly evaluated during simplify (not subtracting one)
azidar
2015-05-01
Fixed performance bug where PlusWidth, MinusWidth, and ExpWidth could be simp...
azidar
2015-05-01
merge
jackbackrack
2015-05-01
adjust sizeof to be correct
jackbackrack
2015-05-01
Fixed bug where the enable was looked at for lowering MUX.
azidar
2015-04-30
merge
jackbackrack
2015-04-30
Fixed assignment to outputs not getting emitted from Expand When pass
azidar
2015-04-30
merge
jackbackrack
2015-04-30
turn off printing
jackbackrack
2015-04-30
Fixed bug that added multiple arguements to OR, instead of a reduce-or
azidar
2015-04-29
merge
jackbackrack
2015-04-29
merge
jackbackrack
2015-04-29
add dyn shifts to flo backend
jackbackrack
2015-04-29
Fixed bug where a node's width was not equal to its value's
azidar
2015-04-29
Made temp name generation counter, as well as the name, based off the eventua...
azidar
2015-04-29
Fixed bug in lowering of subfields. Fixed ModuleVec.fir to be correct
azidar
2015-04-29
merge
jackbackrack
2015-04-29
turn off printing
jackbackrack
2015-04-29
Added dshl and dshr
azidar
2015-04-28
merge
jackbackrack
2015-04-28
Instances are now male. Reworked lowering pass to be sane. chisel3/ModuleVec....
azidar
2015-04-27
merge
jackbackrack
2015-04-27
fix ops to get tests passing through flo-llvm
jackbackrack
2015-04-27
Removed WRegInit
azidar
2015-04-27
Added on-reset
azidar
2015-04-26
merge
jackbackrack
2015-04-26
pad uses rsh with zero shift
jackbackrack
2015-04-24
Merge branch 'master' of github.com:ucb-bar/firrtl into parser
azidar
2015-04-24
Fixed switch statement
azidar
2015-04-24
NEG now propogates input args plus one
azidar
2015-04-24
Partial commit
azidar
2015-04-24
merge
jackbackrack
2015-04-24
Merge branch 'master' of github.com:ucb-bar/firrtl into parser
azidar
2015-04-24
Updated TODO. Added backwards with prop for as and bits
azidar
2015-04-24
merge
jackbackrack
2015-04-24
Incorrectly propagated width constraint for non-muxes. This is only true for ...
azidar
2015-04-24
merge
jackbackrack
2015-04-24
flo backend consts get widths and read enable goes to one
jackbackrack
2015-04-24
Merge branch 'master' of github.com:ucb-bar/firrtl
azidar
2015-04-24
Fixed width inference bug where later constraints on the output width were no...
azidar
2015-04-24
Inflight
azidar
2015-04-24
Merge pull request #5 from jackbackrack/master
Adam Izraelevitz
2015-04-24
merge
jackbackrack
[prev]
[next]