aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes
AgeCommit message (Expand)Author
2019-03-07Add a data structure for memory conf reading and writing (#1041)John Wright
2019-02-28[ExpandWhens] Don't create nodes to hold Muxes with >0 void cases (#1039)Albert Magyar
2019-02-25Run CheckHighForm after all non-emitter transforms in firrtl tests (#548)Jack Koenig
2019-02-25Detect and error on registers with flip in type (#1031)Albert Magyar
2019-02-25Fix almost all Scaladoc warningsSchuyler Eldridge
2019-02-22Add Width Constraints with Annotations (#956)Albert Chen
2019-02-14Asynchronous Reset (#1011)Jack Koenig
2019-02-11Fix typo for -c: compiler -> circuit (#1014)John Wright
2019-02-05Do Shr constant propagation in LegalizeSchuyler Eldridge
2019-02-01Mem helpers (#1010)Albert Magyar
2019-01-23Improve Shl codegen; eliminate Shlw WIR node (#994)Andrew Waterman
2018-12-25Performance fix of Uniquify for deep bundles (#980)Adam Izraelevitz
2018-12-18Give better error when mport references non-existant memory. (#975)Paul Rigge
2018-11-29Replace Mappers with Foreachers in several passes (#954)Albert Magyar
2018-11-27Add foreach as alternative to map (#952)Adam Izraelevitz
2018-11-26Make return types of util functions more specific (#949)Albert Magyar
2018-11-07Make ClockListAnnotation a RegisteredTransformSchuyler Eldridge
2018-11-07Make InlineInstances a RegisteredTransformSchuyler Eldridge
2018-11-07Add MemLibOptions RegisteredLibrarySchuyler Eldridge
2018-11-07Make ReplSeqMem mixin HasScoptOptionsSchuyler Eldridge
2018-11-07Make InferReadWrite mixin HasScoptOptionsSchuyler Eldridge
2018-11-07Add FirrtlOptionsSchuyler Eldridge
2018-11-05Better error message for UninferredWidth exceptionSchuyler Eldridge
2018-11-02Fix renaming in UniquifyPorts (#930)Albert Chen
2018-10-31Remove all uses of get_flip and deprecateJack Koenig
2018-10-31Use Vector instead of List for bulk renaming in RenameMapJack Koenig
2018-10-31Speed up LowerTypes by replacing foldLeft + List appends with flatMapJack Koenig
2018-10-31Speed up ExpandWhens by replacing foldLeft + List appends with flatMapJack Koenig
2018-10-31Speed up ExpandConnects by replacing foldLeft + List appends with flatMapJack Koenig
2018-10-30Instance Annotations (#926)Adam Izraelevitz
2018-10-27Revert "Instance Annotations (#865)" (#925)Adam Izraelevitz
2018-10-24Instance Annotations (#865)Adam Izraelevitz
2018-10-12Refactor VerilogRename -> RemoveKeywordCollisionsSchuyler Eldridge
2018-10-12Verilog renaming uses "_", works on whole ASTSchuyler Eldridge
2018-10-03Inlining uses "_", respects namespacesSchuyler Eldridge
2018-10-03Make some Uniquify methods private [firrtl]Schuyler Eldridge
2018-09-26Enforce port uniqueness in Chirrtl/High ChecksSchuyler Eldridge
2018-08-23Fix NoDedupMem to be cognizant of Module scope (#876)Jack Koenig
2018-07-20Constant prop add (#849)albertchen-sifive
2018-07-10Fix bug in zero-width renaming (#845)Jack Koenig
2018-07-10InferWidths: improve performance (#846)edwardcwang
2018-07-03Improve code generation for smem wmode and [w]mask ports (#834)Andrew Waterman
2018-07-02Make ZeroWidth properly rename removed empty aggregates (#839)Jack Koenig
2018-06-11Add utilities for UInt and SInt literals (#815)Jack Koenig
2018-06-06ConstProp attached wires if there is also a port (#818)Jack Koenig
2018-05-30Makes ExpandWhens preserve connect Infoschick
2018-05-21Fix more problems with zero width things. (#779)grebe
2018-05-15Replace truncating add and sub with addw/subw (#800)Jack Koenig
2018-05-02Deprecate old WiringUtils methods/classes (#801)Schuyler Eldridge
2018-04-26Fix bug in VerilogMemDelays (#795)Jack Koenig
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-28 18:53:24 +0000