summaryrefslogtreecommitdiff
path: root/src/main
AgeCommit message (Expand)Author
2019-05-10Change LFSR16 deprecation from 3.3 -> 3.2Schuyler Eldridge
2019-05-10Fix LFSR regressionAndrew Waterman
2019-05-09PRNG state UInt->Vec[Bool], make async reset safeSchuyler Eldridge
2019-05-09Deprecate LFSR16, use FibonacciLFSR internallySchuyler Eldridge
2019-05-09Add chisel3.util.random lib w/ LFSR generatorSchuyler Eldridge
2019-05-05Expand upon ScalaDoc in Driveredwardcwang
2019-04-26Bundle literals implementation (#1057)Richard Lin
2019-04-15Avoid silently truncating BigInt to IntAndrew Waterman
2019-03-23move doNotDedup to experimental (#1008)Sequencer
2019-03-21Remove @chiselName from MixedVec (#1045)Richard Lin
2019-03-18Split #974 into two PRs - scalastyle updates (#1037)Jim Lawson
2019-03-15Use TransitName for improved Pipe naming (#1024)Schuyler Eldridge
2019-03-14Decouple implementation details from LoadMemoryAnnotation. (#1034)Jim Lawson
2019-03-11ScalaDocs improvement for utils Math, MixedVec (#1019)Richard Lin
2019-02-25Docs for ListLookup (#1028)Richard Lin
2019-02-19Add HasBlackBoxPath to BlackBoxUtils.scala (#903)Albert Chen
2019-02-19ScalaDoc for Mux (examples added) (#1014)Martin Schoeberl
2019-02-19Add Scaladoc for chisel3.util.TransitNameSchuyler Eldridge
2019-02-19Mainline Chisel multi-clock functionality (#1013)edwardcwang
2019-02-19Util doc lsfr (#1021)Chick Markley
2019-02-19Documentation for Reg utilities (#1018)Martin Schoeberl
2019-02-19ScalaDoc for OneHot (#1016)Martin Schoeberl
2019-02-18Add requirement that Pipe latency >= 0Schuyler Eldridge
2019-02-18Add Scaladoc for chisel3.util.PipeSchuyler Eldridge
2019-02-18Add Scaldoc for chisel3.util.ValidSchuyler Eldridge
2019-01-25WireDefault instead of WireInit, keep WireInit around (#986)Martin Schoeberl
2019-01-22Changes to BoringUtils Scaladoc, paramater nameSchuyler Eldridge
2019-01-22Fix BoringUtils deduplication bugSchuyler Eldridge
2019-01-22Add Rocket Chip-style clonemodule as CloneModuleAsRecord to experimental (#943)Albert Magyar
2019-01-21Unify internal (chisel3.core) and external (chisel3 / chisel3.experimental) M...Richard Lin
2019-01-07Fix build error due to scala bug #11125 (#967)Nick Hynes
2018-12-04Add asBool, deprecate toBoolJack Koenig
2018-12-04Add asBools, deprecate toBoolsJack Koenig
2018-11-26Trim Stack Trace (#931)Albert Chen
2018-11-02Fix Queue.io.count when entries=1 (#918)Andrew Waterman
2018-10-29Fix LoadMemoryTransform for Instance Annotations (#914)Schuyler Eldridge
2018-10-12Strong enums (#892)Hasan Genc
2018-10-03Modify ReadyValidIO noenq to set the data payload to DontCare. (#902)Steve Burns
2018-09-28Add dumpAnnotations method to DriverSchuyler Eldridge
2018-09-20Documentation tweaksedwardcwang
2018-09-07Put do_* methods in SourceInfoTransformMacro groupSchuyler Eldridge
2018-08-31Support for verilog memory loading. (#840)Chick Markley
2018-08-29Inhibit aggressive resource file name mangling. (#884)Jim Lawson
2018-08-23Add FlattenInstance APISchuyler Eldridge
2018-08-23Add InlineInstance APISchuyler Eldridge
2018-08-22Implement varargs MixedVec APIEdward Wang
2018-08-22Make MixedVec wire init consistent with VecInitEdward Wang
2018-08-22Remove dynamic indexing for nowEdward Wang
2018-08-22Use a mix-in to override Seq errorEdward Wang
2018-08-22MixedVec: clarify dynamic indexing of heterogeneous elementsEdward Wang
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 21:51:27 +0000