summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/Stack.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests/Stack.scala')
-rw-r--r--src/test/scala/chiselTests/Stack.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/test/scala/chiselTests/Stack.scala b/src/test/scala/chiselTests/Stack.scala
index 3cdb68eb..9f17c741 100644
--- a/src/test/scala/chiselTests/Stack.scala
+++ b/src/test/scala/chiselTests/Stack.scala
@@ -17,7 +17,7 @@ class ChiselStack(val depth: Int) extends Module {
})
val stack_mem = Mem(depth, UInt(32.W))
- val sp = RegInit(0.U(log2Ceil(depth+1).W))
+ val sp = RegInit(0.U(log2Ceil(depth + 1).W))
val out = RegInit(0.U(32.W))
when (io.en) {