aboutsummaryrefslogtreecommitdiff
path: root/src/main
AgeCommit message (Expand)Author
2017-05-10Fix typo in ExecutionOptionsManager comment (#520)Colin Schmidt
2017-05-10Update rename2 (#478)Adam Izraelevitz
2017-05-03Add checks on register clock and reset types (#33) (#553)Albert Magyar
2017-04-28Add info on reset block lines to ANTLR grammar (#468)Albert Magyar
2017-04-20move circuit dumping to trace so debug gives annos only (#524)Colin Schmidt
2017-04-13Speed up CSE by doing CSE on node expression before recording the node (#543)Jack Koenig
2017-04-04DecorateMems should not delete annoations (#523)Colin Schmidt
2017-04-03Change implicit value classes to prefix with _ (#522)Adam Izraelevitz
2017-04-03Find a single cycle from potentially many in a combinational SCCAlbert Magyar
2017-03-30Make force-append-anno-file work. Fixes #515 (#516)Jack Koenig
2017-03-30Change findSCCs to iterative implementation (#513)Albert Magyar
2017-03-29Fix bug where zero width expressions in nodes wouldn't get zeroed (#514)Jack Koenig
2017-03-23Add pass to detect combinational loopsAlbert Magyar
2017-03-23Pass now subclasses Transform (#477)Adam Izraelevitz
2017-03-23Add TargetDirAnnotation to give transforms access (#503)Jack Koenig
2017-03-22Throw different error message for missing emitannoAdam Izraelevitz
2017-03-22Fixed zero width perf bug #502Adam Izraelevitz
2017-03-22Fix unapply of pinAdam Izraelevitz
2017-03-22Bugfix: apply/unapply of PinAnnotation brokenazidar
2017-03-17Add utilites for digraphs and netlist analysesAlbert Magyar
2017-03-17Give better error message if missing emitedcircuitAdam Izraelevitz
2017-03-14Small fixAdam Izraelevitz
2017-03-14Fixed shadowing of expression lesson2Adam Izraelevitz
2017-03-14Style fixesAdam Izraelevitz
2017-03-14Added lesson2Adam Izraelevitz
2017-03-10Changed custom transform option and help textAdam Izraelevitz
2017-03-10Added comments and section in READMEAdam Izraelevitz
2017-03-10Added tutorial passAdam Izraelevitz
2017-03-10Added custom transform commandline optionAdam Izraelevitz
2017-03-10Added Circuit mappersAdam Izraelevitz
2017-03-09make sure infer-rw works for exclusive when statements (#481)Donggyu
2017-03-09Sint tests and change in serialization (#456)Adam Izraelevitz
2017-03-06Zero width (#402)Adam Izraelevitz
2017-03-06After merge, fixed added transformsAdam Izraelevitz
2017-03-06Added more stylized debugging styleAdam Izraelevitz
2017-03-06Addresses #459. Rewords transform annotations API.Adam Izraelevitz
2017-03-06Added pass name to debug loggerAdam Izraelevitz
2017-03-06Add ability to emit 1 file per module (#443)Jack Koenig
2017-03-03Bugfix: InlineInstances must prefix instancesAdam Izraelevitz
2017-03-01Allow nested digit fields in subfield expressionsJack Koenig
2017-03-01Fix bug in Lexer rule for DoubleLit and add testsJack Koenig
2017-02-28Fix validation print for log-level (#394)Colin Schmidt
2017-02-27castrhs shouldn't assume rhs is uint (#467)Angie Wang
2017-02-27Add chisel2 isVCSAvailable, isCommandAvailable to FileUtils. (#439)Jim Lawson
2017-02-26Align types and names of ports in emitted Verilog (#463)Jack Koenig
2017-02-23move more general utils out of memutils, mov WIR helpers to WIR.scala and upd...Angie
2017-02-23messed up clocktype matchAngie
2017-02-23fix bug in blackboxsourcehelper apply -- pointed to wrong transformAngie
2017-02-23added more helpersAngie
2017-02-23Add support for bundle fields to start with digits (#462)Jack Koenig
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-02 18:31:33 +0000