aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/transforms
AgeCommit message (Expand)Author
2020-03-30Don't use postfix operator in transforms.FlattenSchuyler Eldridge
2020-03-26Eliminate warnings on `sbt doc` and `sbt unidoc` (#1470)Chick Markley
2020-03-17Add method to CheckCompLoops which returns its full netlist (#1458)David Biancolin
2020-03-12Add Support for FPGA Bitstream Preset-registers (#1050)John's Brew
2020-03-11Don't const-prop a register's self-init (#1441)Albert Magyar
2020-03-11Migrate to DependencyAPISchuyler Eldridge
2020-03-09Provide an annotation mix-in that marks RTs as dontTouch (#1433)David Biancolin
2020-03-04Incorporate new AddNot formal regression testAlbert Magyar
2020-03-04Revert "Verilog emitter transform InlineNots (#1270)"Albert Magyar
2020-02-18Remove last connect semantics from reset inference (#1396)Jack Koenig
2020-02-13Constant prop binary PrimOps with matching argumentsAlbert Magyar
2020-02-12Fixing lint error: x + -1 (#1374)Adam Izraelevitz
2020-02-07Refactor handling of reg const prop entries to cover more casesAlbert Magyar
2020-02-06Better register const prop through speculative de-optimizationAlbert Magyar
2020-02-06Add constant prop to async regs (#1355)Adam Izraelevitz
2020-02-03Dedup: check if moduleOpt exists before getting (#1323)Albert Chen
2020-01-20clean up warnings: trim unused imports (#1315)John Ingalls
2020-01-15Verilog emitter transform InlineBitExtractions (#1296)John Ingalls
2020-01-07Fix literals cast to Clocks in Print and StopJack Koenig
2020-01-07Remove unnecessary $signed casts for PrimOps in Verilog EmitterJack Koenig
2020-01-07Remove unnecessary casts in Constant PropagationJack Koenig
2020-01-06Verilog emitter transform InlineNots (#1270)John Ingalls
2019-12-30Minor code cleansup in InferResetsJack Koenig
2019-12-30Respect last connect semantics in InferResetsJack Koenig
2019-11-04Ignore extmodule instances in Flatten (#1218)Albert Magyar
2019-10-24Enhance CheckCombLoops errors with connection infoAlbert Magyar
2019-10-08Make TopWiringTransform idempotentSchuyler Eldridge
2019-10-07Absorb some instance analysis into InstanceGraph, use safer boxed Strings (#1...Albert Magyar
2019-09-16Rename gender to flowSchuyler Eldridge
2019-09-12Add space, s/Github/GitHub/ in DontTouchException (#1177)Schuyler Eldridge
2019-09-05Filter out more filename extensions for blackbox source headers (#1134)Albert Magyar
2019-08-19Refactor exceptions to remove stack trace from user errors (#1157)Jack Koenig
2019-08-13Infer reset (#1068)Jack Koenig
2019-08-07Improve RemoveReset handling of invalid initsSchuyler Eldridge
2019-07-30Fix "since" deprecation, should be "1.2" not "1.3" (#1139)Schuyler Eldridge
2019-07-25Allow name of blackbox resource .f file to change from static value (#1129)Albert Magyar
2019-07-24Add ExpandConnects to TopWiringTransform fixup (#1135)Schuyler Eldridge
2019-07-23more constprop on muxes (#1052)Donggyu Kim
2019-07-19Add SimplifyMems transform to lower memories without splitting (#1111)Albert Magyar
2019-07-08Remove some warnings (#1118)Leway Colin
2019-06-28Remove deprecated ComponentName from CombinationalPath annotation (#1107)Albert Magyar
2019-06-18Use scalafix to remove unused import and deprecated procedure syntax (#1074)Leway Colin
2019-05-09Bugfix: GroupComponents (#1082)Adam Izraelevitz
2019-05-04Add register init to RemoveWires dependencies (#1078)Schuyler Eldridge
2019-04-29Update NoCircuitDedupAnnotation so it's available from firrtl.stage.FirrtlMainJim Lawson
2019-04-25Add ShellOption, DeletedWrapperSchuyler Eldridge
2019-03-29Faster reg constprop (#1067)Albert Magyar
2019-03-26DCE printf and stop statements with constant-0 enablesAndrew Waterman
2019-02-27Add --nodedup option to facilitate FIRRTL to verilog regression testing. (#1035)Jim Lawson
2019-02-25Fix almost all Scaladoc warningsSchuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-01 04:48:31 +0000