aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/memlib/MemIR.scala
AgeCommit message (Expand)Author
2020-09-16Change to Apache 2.0 License (#1901)Chick Markley
2020-08-14All of src/ formatted with scalafmtchick
2020-07-30ir: use Serializer.serialize where possible (#1809)Kevin Laeufer
2020-07-29[2.13] replace `= Unit` with `= ()`Kevin Laeufer
2019-09-30Improve read-under-write parameter supportAlbert Magyar
2019-07-08Remove some warnings (#1118)Leway Colin
2019-06-18Use scalafix to remove unused import and deprecated procedure syntax (#1074)Leway Colin
2019-04-22Change Memory Depth to a BigInt (#1075)Jack Koenig
2019-02-01Mem helpers (#1010)Albert Magyar
2018-11-27Add foreach as alternative to map (#952)Adam Izraelevitz
2018-03-21GroupModule Transform (#766)Adam Izraelevitz
2016-10-26Improve reference & name resolution in ReplSeqMem (#352)Donggyu
2016-10-17Reorganized memory blackboxing (#336)Adam Izraelevitz