aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/Datapath.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/chisel3/Datapath.fir')
-rw-r--r--test/chisel3/Datapath.fir4
1 files changed, 2 insertions, 2 deletions
diff --git a/test/chisel3/Datapath.fir b/test/chisel3/Datapath.fir
index ef62df98..10643549 100644
--- a/test/chisel3/Datapath.fir
+++ b/test/chisel3/Datapath.fir
@@ -1,4 +1,4 @@
-; RUN: firrtl -i %s -o %s.flo -X flo -p c | tee %s.out | FileCheck %s
+; RUN: firrtl -i %s -o %s.v -X verilog -p c | tee %s.out | FileCheck %s
;CHECK: Done!
circuit Datapath :
@@ -97,7 +97,7 @@ circuit Datapath :
input waddr : UInt<5>
input wdata : UInt<32>
- mem regs : UInt<32>[32]
+ cmem regs : UInt<32>[32]
node T_495 = eq(raddr1, UInt<1>(0))
node T_496 = bit-not(T_495)
accessor T_497 = regs[raddr1]