diff options
| author | azidar | 2015-04-22 10:07:58 -0700 |
|---|---|---|
| committer | azidar | 2015-04-22 10:07:58 -0700 |
| commit | 3b3e1117fa3f346e70d3b8d50b7fd91842fb753b (patch) | |
| tree | 01802cd7e3bee6f24307f9faa89207ffca3e6d58 /test/chisel3/ModuleVec.fir | |
| parent | 9cd328709730702f0e3e192521e6f739e77c7d1a (diff) | |
Added new test that breaks current parser. updated todo
Diffstat (limited to 'test/chisel3/ModuleVec.fir')
| -rw-r--r-- | test/chisel3/ModuleVec.fir | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/test/chisel3/ModuleVec.fir b/test/chisel3/ModuleVec.fir new file mode 100644 index 00000000..7198667a --- /dev/null +++ b/test/chisel3/ModuleVec.fir @@ -0,0 +1,30 @@ +; RUN: firrtl -i %s -o %s.flo -x X -p c | tee %s.out | FileCheck %s +; CHECK: Done! +circuit ModuleVec : + module PlusOne : + input in : UInt(32) + output out : UInt(32) + + node T_33 = UInt(1, 1) + node T_34 = add(in, T_33) + out := T_34 + module PlusOne_25 : + input in : UInt(32) + output out : UInt(32) + + node T_35 = UInt(1, 1) + node T_36 = add(in, T_35) + out := T_36 + module ModuleVec : + output ins : UInt(32)[2] + output outs : UInt(32)[2] + + inst T_37 of PlusOne + inst T_38 of PlusOne_25 + wire pluses : {flip in : UInt(32), out : UInt(32)}[2] + pluses.0 := T_37 + pluses.1 := T_38 + pluses.s.in := ins.s + outs.0 := pluses.s.out + pluses.s.in := ins.1 + outs.1 := pluses.1.out |