aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/ModuleVec.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/chisel3/ModuleVec.fir')
-rw-r--r--test/chisel3/ModuleVec.fir30
1 files changed, 30 insertions, 0 deletions
diff --git a/test/chisel3/ModuleVec.fir b/test/chisel3/ModuleVec.fir
new file mode 100644
index 00000000..7198667a
--- /dev/null
+++ b/test/chisel3/ModuleVec.fir
@@ -0,0 +1,30 @@
+; RUN: firrtl -i %s -o %s.flo -x X -p c | tee %s.out | FileCheck %s
+; CHECK: Done!
+circuit ModuleVec :
+ module PlusOne :
+ input in : UInt(32)
+ output out : UInt(32)
+
+ node T_33 = UInt(1, 1)
+ node T_34 = add(in, T_33)
+ out := T_34
+ module PlusOne_25 :
+ input in : UInt(32)
+ output out : UInt(32)
+
+ node T_35 = UInt(1, 1)
+ node T_36 = add(in, T_35)
+ out := T_36
+ module ModuleVec :
+ output ins : UInt(32)[2]
+ output outs : UInt(32)[2]
+
+ inst T_37 of PlusOne
+ inst T_38 of PlusOne_25
+ wire pluses : {flip in : UInt(32), out : UInt(32)}[2]
+ pluses.0 := T_37
+ pluses.1 := T_38
+ pluses.s.in := ins.s
+ outs.0 := pluses.s.out
+ pluses.s.in := ins.1
+ outs.1 := pluses.1.out