summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2021-05-25throw exception if BitPat width is 0 (#1920)Jiuyang Liu
2021-05-20Implement PLA (#1912)Jiuyang Liu
2021-05-20implement model checking API for chiseltest (#1910)Jiuyang Liu
2021-05-10implement equal to BitPat. (#1867)Jiuyang Liu
2021-05-09Fix ShiftRegister with 0 delay. (#1903)Jiuyang Liu
2021-05-06add ShiftRegisters to expose register inside ShiftRegister. (#1723)Jiuyang Liu
2021-05-05Remove chisel3.stage.phases.DriverCompatibility (#1772)Schuyler Eldridge
2021-04-30add helper function to convert chirrtl to firrtl. (#1854)Jiuyang Liu
2021-04-29Scala 2.13 support (#1751)Jack Koenig
2021-04-29verification: guard statements with module reset (#1891)Kevin Laeufer
2021-04-27Introduce VecLiterals (#1834)Chick Markley
2021-04-21fixing context bug (#1874)Deborah Soung
2021-03-23Make plugin autoclonetype always on (#1826)Jack Koenig
2021-03-18Add toString method to BitPat (#1819)Boyang Han
2021-03-18Don't toggle top.cpp clock and reset on same cycle (#1820)Schuyler Eldridge
2021-03-17Fix incorrect usage of emitFirrtl in test (#1817)Schuyler Eldridge
2021-03-15allowReflectiveAutoCloneType must work outside of Builder context (#1811)Jack Koenig
2021-03-12[plugin] Disable BundleComponent by default, add option to enableJack Koenig
2021-03-12[plugin] Implement autoclonetype in the compiler pluginJack Koenig
2021-03-11Import memory files inline for Verilog generation (#1805)Carlos Eduardo
2021-03-01Fix conversions between DecoupledIO and IrrevocableIO (#1781)Jerry Zhao
2021-02-26Expose AnnotationSeq to Module. (#1731)Jiuyang Liu
2021-02-11Fix stack trace trimming across Driver/ChiselStage (#1771)Schuyler Eldridge
2021-02-09Make it possible to GC Data instancesJack Koenig
2021-02-09Add no-plugin-tests for testing Chisel without the compiler pluginJack Koenig
2021-02-08Parametrized Mem- & SyncReadMem-based implementation of the Queue class (#1740)Vladimir Milovanović
2021-02-03Remove Deprecated APIs (#1730)Jiuyang Liu
2021-02-01Update reported width from div/rem to match FIRRTL results (#1748)Albert Magyar
2021-01-27Fix some typo and using foreach instead of map in BoringUtils (#1755)SoyaOhnishi
2021-01-21Fold Chisel.CompatibilityModule into chisel3.internal.LegacyModuleJack Koenig
2021-01-21Remove val ioJack Koenig
2021-01-21Rename MultiIOModule to ModuleJack Koenig
2021-01-19Add when.cond for getting the current when condition (#1694)Jack Koenig
2021-01-11Make `toTarget` fail if called on a Literal (or would otherwise not serialize...Megan Wachs
2020-12-07(encore) Builder: use LazyLogging.logger.warn to print elaboration message (#...Jiuyang Liu
2020-12-01Fix RegInit of Bundle lits (#1688)Jack Koenig
2020-11-16Improve source locators for switch statements. (#1669)Daniel Kasza
2020-11-11Ignore tests using System.setSecurityManager (#1661)Jack Koenig
2020-11-11Refine autonaming to have more intuitive behavior (#1660)Jack Koenig
2020-11-05For HasId.setRef, have first set win (with force override) (#1655)Jack Koenig
2020-11-03Remove Data.setRef assertion (#1654)Jack Koenig
2020-11-02Bugfix - adding external modules was broken (#1649)Adam Izraelevitz
2020-10-30Fix bug where refs may not get set for Records (#1645)Jack Koenig
2020-10-26Bugfix - module name collision for injecting aspect (#1635)Adam Izraelevitz
2020-10-26Added Force Name API (#1634)Adam Izraelevitz
2020-10-22Use Data refs for name prefixing with aggregate elements (#1616)Jack Koenig
2020-10-21Make `-e` option work with ChiselStage methods (#1630)Schuyler Eldridge
2020-10-19Enable Cat of Zero Element Vec (#1623)Schuyler Eldridge
2020-10-14Provide user source locators in Builder.error errors (#1618)Jack Koenig
2020-10-13ExtModule's lacked support built in support for providing (#1154)Chick Markley
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 13:56:38 +0000