summaryrefslogtreecommitdiff
path: root/src/test
AgeCommit message (Expand)Author
2020-02-12Fix := of Reset and AsyncReset to DontCare (#1336)Jack Koenig
2020-02-10Make Queue.irrevocable work properly in chisel3Edward Wang
2020-02-10Printf: Add support for tabs, and give helpful error messages (#1323) (#1326)Jack Koenig
2020-02-06Emit FIRRTL andr, orr for Bits.{andR, orR}Schuyler Eldridge
2020-02-03Add read-under-write parameter to SyncReadMem (#1183)Albert Magyar
2020-01-31Merge branch 'master' into add-asbool-to-clockChick Markley
2020-01-21Merge branch 'master' into big-decimal-methods-for-num-typeschick
2020-01-21Merge branch 'master' into add-asbool-to-clockJim Lawson
2020-01-21Removed unnecessary castChick Markley
2020-01-21Merge branch 'master' into add-asbool-to-clockJim Lawson
2020-01-21Merge branch 'master' into fix-bitpat-whitespaceJim Lawson
2020-01-17Bugfix: Select.instances now works with blackboxes (#1303)Adam Izraelevitz
2020-01-07Merge branch 'master' into add-asbool-to-clockJim Lawson
2020-01-07Merge branch 'master' into fix-bitpat-whitespaceJim Lawson
2019-12-18Add method asBool to Clock.chick
2019-12-18- New trait HasBinaryPoint which provides literal values as double and big de...chick
2019-12-18BitPat supports whitespace and underscores, presumably for human readability.chick
2019-12-12Fixed problem creating Interval literals with full rangeschick
2019-12-11- add simple test of IntervalRange helperschick
2019-12-06Revert "Compat compile options macro (#1253)" (#1268)Jack Koenig
2019-12-04Add ChiselEnum to BundleLiterals (#1215)Zhuanhao Wu
2019-12-02Fix asTypeOf for Clock (#1258)Jack Koenig
2019-11-29Compat compile options macro (#1253)Jack Koenig
2019-11-27Fix bidirectional Wire with Analog (#1252)Jack Koenig
2019-11-15Enable @chiselName on non-module classes (#1209)John's Brew
2019-11-05Add tests for exhaustive MuxLookup optimizationAlbert Magyar
2019-11-05Support literals cast to aggregates as async reset reg init values (#1225)Jack Koenig
2019-11-02Tests for anonymous/class-in-module desiredNameSchuyler Eldridge
2019-10-21Add BoringUtils.bore test for internal boringSchuyler Eldridge
2019-10-18Interval Data Type Support for Chisel (#1210)Chick Markley
2019-10-08Fix direction of dynamic index in complex Vec (#1196)Jack Koenig
2019-10-07Improve desiredName for nested objects/classesSchuyler Eldridge
2019-09-16Da steve101 tree reduce (#485)Jack Koenig
2019-09-13Fix Queue.apply for size 0 in chisel3._ code (#1177)Jack Koenig
2019-09-11Move dontTouch, RawModule, and MultiIOModule out of experimental (#1162)Jim Lawson
2019-08-27Test stack trace trimming for ChiselStageSchuyler Eldridge
2019-08-27Add test that stack trace trimming worksSchuyler Eldridge
2019-08-27Add firrtlTests.Utils methodsSchuyler Eldridge
2019-08-13Add support for asynchronous reset (#1011)Jack Koenig
2019-08-12Aspect-Oriented Programming for Chisel (#1077)Adam Izraelevitz
2019-08-08Require target is hardware for Vec.apply(a: UInt)Schuyler Eldridge
2019-07-31Add SInt deprecated compatibility testsSchuyler Eldridge
2019-07-31Add UInt deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Bits deprecated compatibility testsSchuyler Eldridge
2019-07-31Add VecLike deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Wire deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Data deprecated compatibility testsSchuyler Eldridge
2019-07-31Add debug deprecated compatibility testsSchuyler Eldridge
2019-07-31Add Mem/SeqMem deprecated compatibility testsSchuyler Eldridge
2019-07-31Add LFSR16 deprecated compatibility testsSchuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-31 18:44:05 +0000