index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
main
Age
Commit message (
Expand
)
Author
2021-10-27
Add Select APIs for Hierarchy package (#2210)
Adam Izraelevitz
2021-10-12
Fix GaloisLFSR comments (#2178)
Nic McDonald
2021-10-08
Add nullary .fire to Valid and deprecate dummy version (#2156)
Jack Koenig
2021-10-05
Deprecate auto-application of empty argument lists to parameterless functions...
Jared Barocsi
2021-10-05
Remove all Bundle cloneTypes and chiselRuntimeDeprecate its use (#2052)
Megan Wachs
2021-09-23
verification: fix off by one error in deprecation message (#2135)
Kevin Laeufer
2021-09-23
make all verification statements publically available (#2089)
Kevin Laeufer
2021-09-06
Fix #2112, handle `?->1` case
Boyang Han
2021-09-05
Add Definition and Instance API (#2045)
Adam Izraelevitz
2021-08-26
add new APIs to BitPat (#2076)
Jiuyang Liu
2021-08-23
Use BufferedCustomFileEmission in CircuitSerializationAnnotation
Jack Koenig
2021-08-23
Emit .fir lazily, overcomes JVM 2 GiB String limit
Jack Koenig
2021-08-23
Remove chisel3's own firrtl Emitter, use firrtl Serializer
Jack Koenig
2021-08-21
Update ChiselStage.scala (#2082)
Ruige Lee
2021-08-18
Revert "remove DefRegInit, change DefReg API with option definition. (#1944)"...
Jack Koenig
2021-08-17
remove DefRegInit, change DefReg API with option definition. (#1944)
Jiuyang Liu
2021-08-12
Add DataView (#1955)
Jack Koenig
2021-08-12
Pass truth table to espresso using stdin instead of temp file
Boyang Han
2021-08-03
Added flush capability to Queue (#2030)
anniej-sifive
2021-07-14
Espresso Decoder (#1964)
Jiuyang Liu
2021-07-06
Make printf return BaseSim subclass so it can be named/annotated (#1992)
Deborah Soung
2021-06-29
Change behavior of aop.Select to not include CloneModuleAsRecord
Jack Koenig
2021-06-29
Restore aop.Select behavior for CloneModuleAsRecord
Jack Koenig
2021-06-24
create and extend annotatable BaseSim class for verification nodes (#1968)
Deborah Soung
2021-06-16
getVerilog in Chisel3 (#1921)
Martin Schoeberl
2021-06-16
Add computational complexity analysis
Boyang Han
2021-06-16
Refactor to a more `scala` form
Boyang Han
2021-06-16
Merge minimized table before return as a TruthTable
Boyang Han
2021-06-16
implement QMC.
Boyang Han
2021-06-16
Apply Jack's Review
Jiuyang Liu
2021-06-16
add documentation for DecodeTableAnnotation.
Jiuyang Liu
2021-06-16
remove all timeouts by review.
Jiuyang Liu
2021-06-16
async decoder with 5 seconds timeout.
Jiuyang Liu
2021-06-16
add a simple decoder API.
Jiuyang Liu
2021-06-16
implement abstract Minimizer as a general API.
Jiuyang Liu
2021-06-16
fix for 2.13
Jiuyang Liu
2021-06-16
TruthTable can merge same inputs now.
Jiuyang Liu
2021-06-16
implement DecodeTableAnnotation for decode table caching.
Jiuyang Liu
2021-06-16
implement TruthTable to represent a decode table.
Jiuyang Liu
2021-06-10
Stop Emitting BlackBoxResourceAnno (#1954)
Schuyler Eldridge
2021-05-25
throw exception if BitPat width is 0 (#1920)
Jiuyang Liu
2021-05-20
Implement PLA (#1912)
Jiuyang Liu
2021-05-10
implement equal to BitPat. (#1867)
Jiuyang Liu
2021-05-09
Fix ShiftRegister with 0 delay. (#1903)
Jiuyang Liu
2021-05-06
add ShiftRegisters to expose register inside ShiftRegister. (#1723)
Jiuyang Liu
2021-05-05
Remove chisel3.stage.phases.DriverCompatibility (#1772)
Schuyler Eldridge
2021-04-30
add helper function to convert chirrtl to firrtl. (#1854)
Jiuyang Liu
2021-04-29
Scala 2.13 support (#1751)
Jack Koenig
2021-04-21
fixing context bug (#1874)
Deborah Soung
2021-03-18
Add toString method to BitPat (#1819)
Boyang Han
[next]