summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/util
AgeCommit message (Expand)Author
2020-08-13Allow counters to be reset manually (#1527)Josh Bassett
2020-08-11Restore Counter.n API (#1546)Jack Koenig
2020-08-06Update OneHot.scala (#1539)Leigang Kou
2020-07-30Allow a counter to be instantiated using a Scala range (#1515)Josh Bassett
2020-07-29Improved Chisel Naming via Compiler Plugins + Prefixing (#1448)Adam Izraelevitz
2020-07-21Delete outdated scalastyle configuration comments from sourceAlbert Magyar
2020-06-22Canonicalize construction of Decoupled with no payload (#785)Jack Koenig
2020-06-16Move Deprecated LFSR16 to CompatibilitySchuyler Eldridge
2020-06-08Grouping Chisel API (#1073)Adam Izraelevitz
2020-04-20Mux1H: note results unspecified unless exactly one select signal is high (#1397)John Ingalls
2020-04-16Revert "Make uselessly public fields in utils private" (#1417)Adam Izraelevitz
2020-04-10Make Counter emit valid FIRRTL (#1408)Jack Koenig
2020-03-30Java API Documents Linking (#1367)Schuyler Eldridge
2020-02-10Make Queue.irrevocable work properly in chisel3Edward Wang
2020-01-22Change when/switch thunk type to Any (#1308)Schuyler Eldridge
2019-12-18BitPat supports whitespace and underscores, presumably for human readability.chick
2019-11-05Don't use MuxLookup default for full mappingSchuyler Eldridge
2019-10-21Fix BoringUtils.bore for internal boringSchuyler Eldridge
2019-09-13Add requirements to Queue class (#1176)Jack Koenig
2019-09-13Fix Queue.apply for size 0 in chisel3._ code (#1177)Jack Koenig
2019-09-11Move dontTouch, RawModule, and MultiIOModule out of experimental (#1162)Jim Lawson
2019-08-06Avoid when(reset) construct in LFSRAndrew Waterman
2019-08-01Remove anything deprecated since before 3.2Schuyler Eldridge
2019-07-31Fix deprecated Vec usage in chisel3.util.LFSR16Schuyler Eldridge
2019-07-18Add width utility functions to avoid incorrect usage of bare log2Ceil(). (#819)Jim Lawson
2019-06-11Added documentation to Decoupled, Conditionals, Counter (#1015)Adam Izraelevitz
2019-05-20Repackagecore rebase (#1078)Jim Lawson
2019-05-13Fix miscellaneous Scaladoc warningsSchuyler Eldridge
2019-05-12Cleanup loadMemoryFromFile documentationSchuyler Eldridge
2019-05-10Change LFSR16 deprecation from 3.3 -> 3.2Schuyler Eldridge
2019-05-10Fix LFSR regressionAndrew Waterman
2019-05-09PRNG state UInt->Vec[Bool], make async reset safeSchuyler Eldridge
2019-05-09Deprecate LFSR16, use FibonacciLFSR internallySchuyler Eldridge
2019-05-09Add chisel3.util.random lib w/ LFSR generatorSchuyler Eldridge
2019-03-21Remove @chiselName from MixedVec (#1045)Richard Lin
2019-03-18Split #974 into two PRs - scalastyle updates (#1037)Jim Lawson
2019-03-15Use TransitName for improved Pipe naming (#1024)Schuyler Eldridge
2019-03-14Decouple implementation details from LoadMemoryAnnotation. (#1034)Jim Lawson
2019-03-11ScalaDocs improvement for utils Math, MixedVec (#1019)Richard Lin
2019-02-25Docs for ListLookup (#1028)Richard Lin
2019-02-19Add HasBlackBoxPath to BlackBoxUtils.scala (#903)Albert Chen
2019-02-19ScalaDoc for Mux (examples added) (#1014)Martin Schoeberl
2019-02-19Add Scaladoc for chisel3.util.TransitNameSchuyler Eldridge
2019-02-19Util doc lsfr (#1021)Chick Markley
2019-02-19Documentation for Reg utilities (#1018)Martin Schoeberl
2019-02-19ScalaDoc for OneHot (#1016)Martin Schoeberl
2019-02-18Add requirement that Pipe latency >= 0Schuyler Eldridge
2019-02-18Add Scaladoc for chisel3.util.PipeSchuyler Eldridge
2019-02-18Add Scaldoc for chisel3.util.ValidSchuyler Eldridge
2019-01-25WireDefault instead of WireInit, keep WireInit around (#986)Martin Schoeberl