summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2016-11-21Merge pull request #369 from ucb-bar/rangemacroRichard Lin
Add ranging API
2016-11-21Move ChiselRange to experimentalducky
2016-11-21Address review commentsducky
2016-11-21Fix open-open range specifier, remove dead code, restyle testsducky
2016-11-21Add invalid range specifier testducky
2016-11-21Oops, forgot to include literal expressions.Paul Rigge
2016-11-21Write range macro tests in a better way.Paul Rigge
2016-11-21Add interpolated variables to range macro test.Paul Rigge
2016-11-21Change some of the test names.Paul Rigge
2016-11-21Add a macro test casePaul Rigge
2016-11-21Incorporate feedback.Paul Rigge
2016-11-21Add some more tests.Paul Rigge
2016-11-21Delete RangeMacroTest now that RangeSpec exists.Paul Rigge
2016-11-21simple test that range interpolator works with UInt factory methodchick
2016-11-21Add bounds generation to range macro transformducky
2016-11-21first attack on creating a range api for chisel3chick
2016-11-21Rename RangeMacro, remove nameprop depsducky
2016-11-21Better testing, better parsingducky
2016-11-21Range macro initial implducky
2016-11-18Add support for parameterized BlackBoxesjackkoenig
Also restrict black boxes to not allow hardware inside of them since it was being silently dropped anyway. Resolves #289
2016-11-18Change Verilator invocation to use O1jackkoenig
Workaround for: http://www.veripool.org/issues/1101-Verilator-Fix-SmallName-for-ParamTypeDType
2016-11-18Shift register enable gates all stages, not just firstStevo
Also, remove no-longer-special case for n=1.
2016-11-18Merge pull request #374 from ucb-bar/docgixRichard Lin
Eliminate some doc warnings
2016-11-17Eliminate some doc warningsducky
2016-11-14Set buildInfoUsePackageAsPath to help IDEs.Jim Lawson
2016-11-14Add checks for misuse or omission of Module()Jack
Implemented by adding a Boolean to check for alternating invocations of object Module.apply and the constructor of abstract class Module. Fixes #192
2016-11-14Add SourceInfo.makeMessage to better use SourceInfo in error messagesJack
2016-11-14Avoid dynamicContext issues - use ChiselRunners.elaborate()Jim Lawson
2016-11-10Replace "throw new Exception" with throwException (consistency).Jim Lawson
2016-11-10Throw exceptions for cloneType failures - fix #358Jim Lawson
Add a Builder.exception() method for those cases where continuing is likely to mask the initial error.
2016-11-02Update Getting Started, Tutorial, and Project Setup sections.Jim Lawson
2016-11-02Move migration info to wiki.Jim Lawson
2016-11-02Changed T to _T for generated names (#349)Adam Izraelevitz
Prefix temporary names with underscores so Verilator won't trace them Use verilator argument "--trace-underscore" if you want to trace these signals
2016-11-01Update "alpha" references to "beta".Jim Lawson
2016-10-28Add firrtl.jar to .gitignoreAndrew Waterman
2016-10-28Plug holes where defaultCompileOptions leaked inAndrew Waterman
defaultCompileOptions is convenient, but it frequently foils the compatibility layer by providing strict defaults rather than passing through the user's CompileOptions. This notably manifests for chiselCloneType, which has different behavior for chisel3 and Chisel. Ideally, we'd get rid of defaultCompileOptions within chisel3.core and only supply it to people who import chisel3._ (attn. @ucbjrl). That would statically prevent further regressions of this nature within the core. The change to Vec.truncateIndex seems extraneous, but I chose an alternate implementation rather than requiring compileOptions in another place.
2016-10-28Preserve legacy cloneType behavior in compatibility modeAndrew Waterman
f1507aa7cec86ca8f5de13ddc96fd046370dfe1d triggers a rocket-chip regression, because Chisel used to not preserve flippedness on cloneType.
2016-10-27Merge pull request #339 from ucb-bar/fix_seqmem_enableDonggyu
fix SeqMem's read port creation
2016-10-27Use unmanagedClasspath and allDependencies to determine firrtl dependency.Jim Lawson
2016-10-27Existence of unmanaged firrtl.jar, replaces sbt managed dependency.Jim Lawson
Since chisel now depends on firrtl, we need a way for super projects (i.e., rocket-chip) to control the actual firrtl package used by chisel.
2016-10-27Refactor and fix field reflection (#342)Andrew Waterman
No more need for e.g. new Bundle { def foo(dummy: Int): Data } as now you can write new Bundle { def foo: Data } This also removes code duplication with Module. h/t @sdtwigg
2016-10-25Point to the Wiki for more details.Jim Lawson
2016-10-25FixedPoint number support for chisel3 (#328)Chick Markley
* FixedPoint number support for chisel3 FixedPoint numbers have a width and a binary position Either, neither or both maybe inferred. Firrtl will convert these to SInts during lowering passes * Fixes based on Jack's comments on PR #328 * Add experimental warning to FixedPoint class and object * Fixed comment per Adam's comment on PR #328
2016-10-24Merge pull request #246 from seldridge/issue-245Jim Lawson
Add a cloneType method to QueueIO
2016-10-24Merge pull request #212 from ucb-bar/tobits-deprecationJim Lawson
Tobits deprecation
2016-10-24Merge branch 'master' into tobits-deprecationJim Lawson
2016-10-23create SeqMems' read ports inside when statementDonggyu Kim
this helps firrtl to infer read enable signals
2016-10-19Change verilogToCpp to use O0jackkoenig
This causes Verilator tests to compile faster and use less memory
2016-10-19Deprecate "!=". (#323)Jim Lawson
2016-10-18Merge pull request #325 from ucb-bar/execute-harness-plan-3Chick Markley
Implement a standardized execution scheme for chisel
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-05 06:14:44 +0000