summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/EnableShiftRegister.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests/EnableShiftRegister.scala')
-rw-r--r--src/test/scala/chiselTests/EnableShiftRegister.scala2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/test/scala/chiselTests/EnableShiftRegister.scala b/src/test/scala/chiselTests/EnableShiftRegister.scala
index 94e54760..db569233 100644
--- a/src/test/scala/chiselTests/EnableShiftRegister.scala
+++ b/src/test/scala/chiselTests/EnableShiftRegister.scala
@@ -23,6 +23,7 @@ class EnableShiftRegister extends Module {
io.out := r3
}
+// scalastyle:off regex
/*
class EnableShiftRegisterTester(c: EnableShiftRegister) extends Tester(c) {
val reg = Array.fill(4){ 0 }
@@ -42,6 +43,7 @@ class EnableShiftRegisterTester(c: EnableShiftRegister) extends Tester(c) {
}
}
*/
+// scalastyle:on regex
class EnableShiftRegisterSpec extends ChiselPropSpec {