summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3
diff options
context:
space:
mode:
authorJack Koenig2019-09-13 10:05:57 -0700
committerGitHub2019-09-13 10:05:57 -0700
commit14503966b017d160e46cc7e401c2ffa2c39212e8 (patch)
treed9c16ac797765a090059f3781fb991422f2c2c92 /src/main/scala/chisel3
parent3d65ccee36fd97c26d170f631322ad0c2c9d6dd7 (diff)
Fix Queue.apply for size 0 in chisel3._ code (#1177)
Diffstat (limited to 'src/main/scala/chisel3')
-rw-r--r--src/main/scala/chisel3/util/Decoupled.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/chisel3/util/Decoupled.scala b/src/main/scala/chisel3/util/Decoupled.scala
index 15b4ab1d..841f90e6 100644
--- a/src/main/scala/chisel3/util/Decoupled.scala
+++ b/src/main/scala/chisel3/util/Decoupled.scala
@@ -277,7 +277,7 @@ object Queue
pipe: Boolean = false,
flow: Boolean = false): DecoupledIO[T] = {
if (entries == 0) {
- val deq = Wire(new DecoupledIO(enq.bits))
+ val deq = Wire(new DecoupledIO(chiselTypeOf(enq.bits)))
deq.valid := enq.valid
deq.bits := enq.bits
enq.ready := deq.ready