summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/util/Valid.scala
diff options
context:
space:
mode:
authorRichard Lin2016-11-29 16:37:13 -0800
committerGitHub2016-11-29 16:37:13 -0800
commit7680363982b02f53e9f76f5d5e242e44f17da6f7 (patch)
tree1b68e829fa8503440fcc564ea8d26207b7e2fb88 /src/main/scala/chisel3/util/Valid.scala
parentedb19a0559686a471141c74438f677c1e217a298 (diff)
Add feature warnings to build, fix feature warnings, fix some documentation (#387)
Diffstat (limited to 'src/main/scala/chisel3/util/Valid.scala')
-rw-r--r--src/main/scala/chisel3/util/Valid.scala6
1 files changed, 4 insertions, 2 deletions
diff --git a/src/main/scala/chisel3/util/Valid.scala b/src/main/scala/chisel3/util/Valid.scala
index 49a6f515..0229b7f8 100644
--- a/src/main/scala/chisel3/util/Valid.scala
+++ b/src/main/scala/chisel3/util/Valid.scala
@@ -52,10 +52,12 @@ object Pipe
class Pipe[T <: Data](gen: T, latency: Int = 1) extends Module
{
- val io = IO(new Bundle {
+ class PipeIO extends Bundle {
val enq = Input(Valid(gen))
val deq = Output(Valid(gen))
- })
+ }
+
+ val io = IO(new PipeIO)
io.deq <> Pipe(io.enq, latency)
}