summaryrefslogtreecommitdiff
path: root/chiselFrontend/src/main/scala/chisel3
diff options
context:
space:
mode:
authorJack Koenig2017-08-07 16:19:10 -0700
committerJack Koenig2017-08-08 10:30:54 -0700
commit5b6802e8f231805f638f8fe057bee342a56a78e7 (patch)
treebec698065d234e94e1264b150de039f5cac6c071 /chiselFrontend/src/main/scala/chisel3
parent156435b80e32175883be21c7ab53784dd94f5c53 (diff)
Give default direction to children of Vecs in compatibility code
Diffstat (limited to 'chiselFrontend/src/main/scala/chisel3')
-rw-r--r--chiselFrontend/src/main/scala/chisel3/core/Module.scala8
1 files changed, 5 insertions, 3 deletions
diff --git a/chiselFrontend/src/main/scala/chisel3/core/Module.scala b/chiselFrontend/src/main/scala/chisel3/core/Module.scala
index 0f081daf..558e6432 100644
--- a/chiselFrontend/src/main/scala/chisel3/core/Module.scala
+++ b/chiselFrontend/src/main/scala/chisel3/core/Module.scala
@@ -235,9 +235,11 @@ abstract class BaseModule extends HasId {
case data: Aggregate => data.userDirection match {
// Recurse into children to ensure explicit direction set somewhere
case UserDirection.Unspecified | UserDirection.Flip => data match {
- case data: Record if (!data.compileOptions.dontAssumeDirectionality) =>
- data.getElements.foreach(assignCompatDir(_, true))
- case _ => data.getElements.foreach(assignCompatDir(_, false))
+ case record: Record =>
+ val compatRecord = !record.compileOptions.dontAssumeDirectionality
+ record.getElements.foreach(assignCompatDir(_, compatRecord))
+ case vec: Vec[_] =>
+ vec.getElements.foreach(assignCompatDir(_, insideCompat))
}
case UserDirection.Input | UserDirection.Output => // forced assign, nothing to do
}