blob: cbbb01f1cb06bf1dba2209c9e78935237829f681 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
; RUN: firrtl -i %s -o %s.v -X verilog -p c | tee %s.out | FileCheck %s
circuit Top :
module Top :
input clk1 : Clock
input clk2 : Clock
input reset1 : UInt<1>
input reset2 : UInt<1>
reg src : UInt<10>, clk1, reset1
reg sink : UInt<10>, clk2, reset2
onreset src := UInt(0)
src := addw(src,UInt(1))
reg sync_A : UInt<10>, clk2, reset2
sync_A := src
reg sync_B : UInt<10>, clk2, reset2
sync_B := sync_A
sink := sync_B
;CHECK: Done!
|
