blob: a763127737d59e9c0eb82d4a34aa9089bf9666de (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
; RUN: firrtl -i %s -o %s.flo -X flo -p c | tee %s.out | FileCheck %s
;CHECK: Done!
circuit Outer :
module Inner :
input in : UInt<8>
output out : UInt<8>
node T_15 = add-wrap(in, UInt<1>(1))
out := T_15
module Outer :
input in : UInt<8>
output out : UInt<8>
inst T_16 of Inner
T_16.in := in
node T_17 = mul(T_16.out, UInt<2>(2))
node T_18 = bits(T_17, 7, 0)
out := T_18
|
