| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-01-16 | New memory works with verilog. Slowly changing tests and fixing bugs. | azidar | |
| Decided to not have Conditionally in low firrtl - instead, Print and Stop have enables | |||
| 2015-07-31 | Updated tests to pipe from stderr to stdout | azidar | |
| 2015-07-30 | Updated lots of tests so they pass. Found one bug in expand whens | azidar | |
| 2015-05-27 | Added external modules. Switched lower firrtl back to wire r; r := Register, ↵ | azidar | |
| instead of using nodes. Added a renaming pass for different backends. This will likely get deprecated, as a more robust name mangling scheme could be needed | |||
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |