| Age | Commit message (Expand) | Author |
|---|---|---|
| 2019-07-25 | Allow name of blackbox resource .f file to change from static value (#1129) | Albert Magyar |
| 2018-10-31 | Don't include verilog header files in "FileList" for VCS/Verilator. (#918) | Jim Lawson |
| 2018-10-24 | Better error message on missing BlackBox resource | Schuyler Eldridge |
| 2018-10-01 | add BlackBoxPathAnno (#903) | albertchen-sifive |
| 2018-07-26 | Support for load memory annotations in chisel (#833) | Chick Markley |
| 2018-04-11 | Cleaning up BlackBoxSourceHelper (#786) | Henry Cook |
| 2018-02-27 | Refactor Annotations (#721) | Jack Koenig |
| 2017-06-28 | [Testing] Clean up SimpleTransformSpec execute methods | Jack Koenig |
| 2017-03-06 | Add ability to emit 1 file per module (#443) | Jack Koenig |
| 2017-01-31 | Blackboxhelper (#418) | Chick Markley |
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |