| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-02-25 | Remove brittle rocket comparison to expected verilog test. | jackkoenig | |
| 2016-02-24 | Make rocket.fir regression test fail nicer on console | jackkoenig | |
| 2016-02-23 | Add rocket regression, just runs rocket.fir through Verilog compiler and ↵ | Jack | |
| compares to expected Verilog. Uses ScalaTest. Should be eventually replaced with actual simulation of rocket-chip | |||
 |
index : sfcX | |
| Scala FIRRTL Compiler for chiselX |
| aboutsummaryrefslogtreecommitdiff |