aboutsummaryrefslogtreecommitdiff
path: root/src/main
AgeCommit message (Expand)Author
2016-08-04Added RemoveEmpty.scala, which removes Empty and nested Blocks (#218)Adam Izraelevitz
2016-08-04Addd check: bits, tail, head arg widthazidar
2016-08-04Bugfix: recursing stmts to remove unknown widthsazidar
2016-08-03fixes small mistakes in serialize (#216)Donggyu
2016-08-02Merge pull request #215 from ucb-bar/new-serializeAdam Izraelevitz
2016-08-02Merge pull request #203 from ucb-bar/fix_mem_inferAdam Izraelevitz
2016-08-02make infer readwrite ports optionalDonggyu Kim
2016-08-02Change serialize to abstract method on FirrtlNodeJack Koenig
2016-08-02Merge pull request #214 from ucb-bar/fix-thread-unsafetyAdam Izraelevitz
2016-08-02Merge pull request #213 from ucb-bar/default-to-warnAdam Izraelevitz
2016-08-02Merge pull request #211 from ucb-bar/fix-subaccessAdam Izraelevitz
2016-08-02Fix use of global state in instance loop checkingjackkoenig
2016-08-01Added minor cosmetic changes to RemoveAccessesazidar
2016-08-01Change default log level to warnJack Koenig
2016-08-01Refactor RemoveAccesses and fix bug #210.azidar
2016-07-29remove ConstProp in HighFirrtlToMiddleFirrtlDonggyu Kim
2016-07-28InferWidths now only fixes declaration widthsazidar
2016-07-27infer readwrite ports for backward compatibilityDonggyu Kim
2016-07-27fix read port enables in RemoveCHIRRTLDonggyu Kim
2016-07-27Forgot to add Annotations.scalaAdam Izraelevitz
2016-07-27Reworked annotation system. Added tenacity and permissibilityAdam Izraelevitz
2016-07-27Merge pull request #198 from ucb-bar/add-chirrtl-checkAdam Izraelevitz
2016-07-25Changed InferTypes to update types if UnknownType or has an UnknownWidthazidar
2016-07-25Detects and flags cyclic module loopschick
2016-07-21Added a Chirrtl check for undeclared wires, etc.azidar
2016-07-21Indentation support for the ANTLR parser (as discussed in #192) (#194)Kamyar Mohajerani
2016-07-07Guard register randomization with RANDOMIZE, rather than SYNTHESISAndrew Waterman
2016-07-07Re-run constant propagation after pad widthsAndrew Waterman
2016-07-07Generalize and clean up constant propagation passAndrew Waterman
2016-07-06Emit correct Verilog for SIntLiteralAndrew Waterman
2016-07-06Only assign garbage to Mem reads for non-power-of-2 depthsAndrew Waterman
2016-07-06Avoid width warnings on Mem garbage assignmentAndrew Waterman
2016-07-06Rely on $fatal vs. $finish, rather than stderr, for stop codesAndrew Waterman
2016-07-04printf: support '%c' for printing charactersWesley W. Terpstra
2016-06-27Optionally guard stop with `STOP_COND macroAndrew Waterman
2016-06-23Emit more useful code for stopAndrew Waterman
2016-06-10Change BoolType from method to valJack Koenig
2016-06-10API Cleanup - ASTJack
2016-06-10API Cleanup - PrimOp & PrimOpsJack
2016-06-10API Cleanup - ExpressionJack
2016-06-10API Cleanup - StatementJack
2016-06-10API Cleanup - WidthJack
2016-06-10API Cleanup - Field & FlipJack
2016-06-10API Cleanup - TypeJack
2016-06-10API Cleanup - Port & DirectionJack
2016-06-10API Cleanup - ModuleJack
2016-06-10Avoid exponential growth in reg code emissionAndrew Waterman
2016-06-10Fix Verilog codegen for regAndrew Waterman
2016-06-09Initializes register addresses. (#189)Adam Izraelevitz
2016-06-09Merge branch 'master' into fix-warningAdam Izraelevitz
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-03 17:18:58 +0000