index
:
sfcX
1.6.x
master
sfc-scala3
Scala FIRRTL Compiler for chiselX
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
spec
Age
Commit message (
Expand
)
Author
2015-08-31
Changed Bulk to Partial, <> to <-, and := to <=
azidar
2015-08-31
Updated spec
azidar
2015-07-23
Updated spec
azidar
2015-07-22
Minor updates to spec
azidar
2015-07-14
Still partial commit, many tests pass. Many tests fail.
azidar
2015-06-30
Updated TODO. Ran spelling/grammar check on spec
azidar
2015-06-29
Fixed minor typos. As of now, the finished version for internal feedback.
azidar
2015-06-26
Changed clock from port kind to type
azidar
2015-06-26
Finished draft of Version 0.1.3. Ready for comments.
azidar
2015-06-23
More updates to spec
azidar
2015-06-22
Updated spec to remove Register,WritePort,ReadPort,RdWrPort,biaccessors
azidar
2015-06-12
Added more changes to spec
azidar
2015-06-12
Major revisions to spec. Bumped to v0.1.2
azidar
2015-06-05
Added most recent pdf
azidar
2015-05-26
Added <>. Added additional checks for primops. Added new chisel3 files.
azidar
2015-05-18
Big API Change. Pad is no longer supported. Widths of primops can be flexible...
azidar
2015-05-13
Updated Spec. Added scoped-reg which exposes on-reset bug. Fixed lowering bug
azidar
2015-04-15
Finished flo backend. Restructured todo list
azidar
2015-04-08
Finished expand whens. started infer widths. added pdf for people to view
azidar
2015-03-10
Finished resolve genders
azidar
2015-03-04
Finished infer-types pass
azidar
2015-03-03
In progress for type inference. Looks like other code is breaking, and i dont...
azidar
2015-03-03
Updated TODO and spec
azidar
2015-03-02
Updated spec to have primops changes.
azidar
2015-02-27
Updated spec to have new primops
azidar
2015-02-13
First commit.
azidar