aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2016-01-16shift right does not cast input as signedazidar
2016-01-16Extraction inputs are no longer castazidar
2016-01-16Width of multiply is sum of input widthsazidar
2016-01-16Removed print statementsazidar
2016-01-16Fixed inline-indexers bug where genders weren't properly calculated inazidar
Lower Types pass. #53
2016-01-16Moved integer declaration inside module to be verilog (not system-verilog) ↵Adam Izraelevitz
compliant
2016-01-16Stop now emits correct verilog to stop simulation, required passing a string ↵azidar
not and integer
2016-01-16Fixed bug in printf and stop to correctly print to STDERRazidar
2016-01-16Finished adding clocks to Stop and Printazidar
2016-01-16Merge pull request #52 from ucb-bar/scala-paulAdam Izraelevitz
Add a renameall pass that renames nodes according to a user-provided map.
2015-12-11Add a renameall pass that renames nodes according to a user-providedPaul Rigge
map. Also rewrite main so stanza and scala passes can be intermixed.
2015-12-11Added LoFirrtl compiler, can be called with -X lofirrtlazidar
2015-12-08Refactored MIDAS code into its own repojackkoenig
2015-12-07Fixed bug, I think transformation works now for the most partjackkoenig
2015-12-07The transformation works! Kind of, it works fine when everything is alwasy ↵jackkoenig
ready, has some weird issues when they're not, but also kind of works in that the hardware verifier still reports the right answer, it seems to go to half duty cycle and then do every token twice
2015-12-06Working on generating SimTop, need to figure out how to split the top-level ↵jackkoenig
IO between the sim modules.
2015-12-04Everything is broken, need Translator to work on files without a circuit, ↵jackkoenig
need to parse queue module text in midas/Utils.scala, need to create (src, dst) -> Module mapping in midas/Fame.scala
2015-12-03Some stylistic changes and a couple bugfixes to simulation wrapper generationjackkoenig
2015-12-03New wrapper generator completejackkoenig
2015-12-03Changing simwrapper to group ports that go to different places, not quite ↵jackkoenig
there yet. Will allow simple bulk connecting at top-level
2015-12-03Seem to be able to generate simulation wrapper module from DefInstjackkoenig
2015-12-02Added fame transformation and new package, making progressjackkoenig
2015-11-24In process of adding FAME-1 transformation, updated todos in grammar file, ↵jackkoenig
updated Makefile to play nicer when firrtl is a submodule, fixed bug in Translator for single line scopes, fixed firrtl-scala script to point to firrtl.Driver instead of old firrtl.Test
2015-11-23Rename Test.scala to Driver.scalajackkoenig
2015-11-02Deleted extranous passes.stanza comments, updated standard passes. Added ↵jackkoenig
support for -b <backend> flag without any other specified passes in stanza, updated parser tests to work with stanza implementation.
2015-10-30Added support for -b <backend> so that specific passes can be run then a ↵jackkoenig
backend can be applied. Added firrtl compiler for emitting firrtl
2015-10-27Merge branch 'master' of github.com:ucb-bar/firrtlazidar
Conflicts: Makefile
2015-10-26Merge branch 'install-stanza'azidar
2015-10-19Merge pull request #47 from jackkoenig/masterAdam Izraelevitz
Updated Scala FIRRTL with Testing and Infer-Types Pass
2015-10-15Reorganized Primops (renamed from PrimOps), added maps and functions to ↵Jack
convert object <=> string, added eqv and neqv
2015-10-15Added infer-types pass, seems to work. Added infer-types error checking, ↵Jack
modified Logger slightly, added Primops object for utility functions, minor changes in Utils
2015-10-14Modified getType to return Type rather than Option[Type] which makes more ↵Jack
sense for some applications, also fixed up printing to better match stanza implementation
2015-10-14Updated Makefile and README to be more friendly to Scala implementationJack
2015-10-14Moved Logger to new private object DebugUtils, changed UInt/SInt value ↵Jack
printing to match stanza implementation
2015-10-14Don't emit SystemVerilog keywordsAndrew Waterman
2015-10-12Added initial support for debug printing for lit based testing, most types ↵Jack
of printVars still missing. Added Logger class for debug printing
2015-10-12Renamed Subindex to Index and added type information to Index and DoPrimOpJack
2015-10-12Added support for no width to mean unknown, and print nothing instead of <?> ↵Jack
for unknown width. Also added test to check this
2015-10-12Added FIRRTL comment removal to TranslatorJack
2015-10-08Install Stanza as a dependency of anything that uses itPalmer Dabbelt
This way I don't have to type "make install-linux" whenever a new Stanza zip drops.
2015-10-07Added utility map functions Stmt -> Stmt, S; Exp -> Exp, S; Exp -> Exp, EJack
2015-10-07Added Printf and Stop to firrtl. #23 #24.azidar
2015-10-06Added ability to test scala FIRRTLJack
2015-10-06Updated spec to mention sign extending widths of operand inputsazidar
2015-10-06Merge pull request #45 from ucb-bar/change-mem-typeAdam Izraelevitz
Changed DefMemory to be a non-vector type with a size member
2015-10-06Merge branch 'master' of github.com:ucb-bar/firrtlazidar
Conflicts: README.md
2015-10-06Merge branch 'ducky64-linuxrun'azidar
2015-10-06Fix readme for install-linuxducky
2015-10-05Merge pull request #44 from jackkoenig/masterAdam Izraelevitz
Add Scala implementation to firrtl repo
2015-10-02Added mention of Scala FIRRTL to READMEJack