index
:
sfcX
1.6.x
master
sfc-scala3
Scala FIRRTL Compiler for chiselX
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2017-03-22
Fixed zero width perf bug #502
Adam Izraelevitz
2017-03-22
Fix unapply of pin
Adam Izraelevitz
2017-03-22
Fixing whitespace broke test....
azidar
2017-03-22
Bugfix: apply/unapply of PinAnnotation broken
azidar
2017-03-17
Add utilites for digraphs and netlist analyses
Albert Magyar
2017-03-17
Give better error message if missing emitedcircuit
Adam Izraelevitz
2017-03-15
Merge pull request #495 from albert-magyar/fix-rocket-regress
Albert Magyar
2017-03-15
Use newer rocket regression spec without comb loop
Albert Magyar
2017-03-15
Update readme with links to wiki (#493)
Adam Izraelevitz
2017-03-14
Small fix
Adam Izraelevitz
2017-03-14
Fixed shadowing of expression lesson2
Adam Izraelevitz
2017-03-14
Style fixes
Adam Izraelevitz
2017-03-14
Fixed README tutorial link
Adam Izraelevitz
2017-03-14
Added lesson2
Adam Izraelevitz
2017-03-10
Tweak git clone command
Edward Wang
2017-03-10
Set theme jekyll-theme-minimal
Adam Izraelevitz
2017-03-10
Changed custom transform option and help text
Adam Izraelevitz
2017-03-10
Added comments and section in README
Adam Izraelevitz
2017-03-10
Added tutorial pass
Adam Izraelevitz
2017-03-10
Added custom transform commandline option
Adam Izraelevitz
2017-03-10
Added Circuit mappers
Adam Izraelevitz
2017-03-09
make sure infer-rw works for exclusive when statements (#481)
Donggyu
2017-03-09
Sint tests and change in serialization (#456)
Adam Izraelevitz
2017-03-06
Zero width (#402)
Adam Izraelevitz
2017-03-06
Fix mistake when rebasing
Adam Izraelevitz
2017-03-06
After merge, fixed added transforms
Adam Izraelevitz
2017-03-06
Added more stylized debugging style
Adam Izraelevitz
2017-03-06
Addresses #459. Rewords transform annotations API.
Adam Izraelevitz
2017-03-06
Added pass name to debug logger
Adam Izraelevitz
2017-03-06
Add ability to emit 1 file per module (#443)
Jack Koenig
2017-03-03
Bugfix: InlineInstances must prefix instances
Adam Izraelevitz
2017-03-01
Allow nested digit fields in subfield expressions
Jack Koenig
2017-03-01
Fix bug in Lexer rule for DoubleLit and add tests
Jack Koenig
2017-02-28
Fix validation print for log-level (#394)
Colin Schmidt
2017-02-27
castrhs shouldn't assume rhs is uint (#467)
Angie Wang
2017-02-27
Add chisel2 isVCSAvailable, isCommandAvailable to FileUtils. (#439)
Jim Lawson
2017-02-26
Align types and names of ports in emitted Verilog (#463)
Jack Koenig
2017-02-23
move more general utils out of memutils, mov WIR helpers to WIR.scala and upd...
Angie
2017-02-23
messed up clocktype match
Angie
2017-02-23
fix bug in blackboxsourcehelper apply -- pointed to wrong transform
Angie
2017-02-23
added more helpers
Angie
2017-02-23
Add support for bundle fields to start with digits (#462)
Jack Koenig
2017-02-23
Fix warning from Cadence Incisive
Scott Johnson
2017-02-22
[stevo]: Adams fix
Stevo Bailey
2017-02-22
Add jenkins-build target to check scalastyle and coverage. (#445)
Adam Izraelevitz
2017-02-21
Implementation of nodedupe mem (#447)
Colin Schmidt
2017-02-16
[skip chisel tests] Add ability to skip Chisel tests in Travis (#444)
Jack Koenig
2017-02-14
Add support for Analog types in partial connect (#435)
Jack Koenig
2017-02-14
Fixes #441, ConvertFixedToSInt not recursing exps
Adam Izraelevitz
2017-02-14
Add println/throwInternalError to Emitter
Adam Izraelevitz
[prev]
[next]