aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2021-02-25Emit space after 'if' for all Verilog conditional synchronous assignments (#2...Albert Magyar
2021-02-17ExpandWhens: ensure that statement names are maintained (#2082)Kevin Laeufer
2021-02-17Allow Side Effecting Statement to have Names (#2057)Kevin Laeufer
2021-02-16Merge pull request #2077 from chipsalliance/must-dedupJack Koenig
2021-02-16Add MustDeduplicateTransformJack Koenig
2021-02-16Add DiGraph factory method and prettyTreeJack Koenig
2021-02-05Add file line to source link from scaladoc (#2072)John's Brew
2021-02-03IR: turn some IR nodes into data classes (#2071)Kevin Laeufer
2021-02-01Suport ir.SubAccess in Utils.splitRef (#2021)Schuyler Eldridge
2021-02-01Deprecate ToWorkingIR (#2028)Schuyler Eldridge
2021-02-01ConstantPropagation: make RemoveValidIf an optional dependency (#2027)Kevin Laeufer
2021-01-28Stop padding multiply and divide ops (#2058)Jack Koenig
2021-01-26Fix post-merge publishing (#2055)Jack Koenig
2021-01-22Bump to Scala 2.12.13 and 2.13.4 (#2053)Jack Koenig
2021-01-20Cleanup some warnings (#2032)Jack Koenig
2021-01-20Add --dont-fold option to disable folding prim ops (#2040)Schuyler Eldridge
2021-01-19Restore scalafmt CI check (#2047)Jack Koenig
2021-01-19Fix Mergify condition for labeling backports (#2048)Jack Koenig
2021-01-19smt: run DeadCodeElimination after PropagatePresetAnnotations (#2036)Kevin Laeufer
2021-01-19Switch from Travis to Github Actions CI (#2041)Jack Koenig
2020-12-15Improve performance of LowerTypes renaming (#2024)Jack Koenig
2020-12-11fix scaladoc for ReferenceTarget (#2014)Megan Wachs
2020-12-10Add newline in the end of LoFIRRTL file (#2015)XinJun Ma
2020-12-07Fix Mergify badge in README (#1974)Jack Koenig
2020-12-04Remove explicit pom scm from build.sbt (#2004)Jack Koenig
2020-12-03Restore publish settings to before sbt-ci-release (#1999)Jack Koenig
2020-12-02smt: add support for uninterpreted ext modules (#1994)Kevin Laeufer
2020-12-02Fix subaccess (#1984)Jiuyang Liu
2020-11-30Add SortModules Transform (#1905)Schuyler Eldridge
2020-11-23add weak and strong to Utils.v_keywords (#1983)Tim Snyder
2020-11-17Make MultiTargetAnnotation.targets a def (#1969)Jack Koenig
2020-11-17Fix Type Error fuzzer Example code (#1960)JADE KIM
2020-11-16bump antlr4 (#1936)Jiuyang Liu
2020-11-16make LazyLogging log to console by default. (#1961)Jiuyang Liu
2020-11-16Switch to allowlist in Travis SNAPSHOT publishing (#1962)Jack Koenig
2020-11-12Automatically publish SNAPSHOTs on pushes to master (#1955)Jack Koenig
2020-11-12Fix RemoveWires handling of invalidated non-UInt wires (#1949)Jack Koenig
2020-11-11smt: add support for write-first memories (#1948)Kevin Laeufer
2020-11-10Bump SNAPSHOT version (#1947)Jack Koenig
2020-11-10Fix SMT Memory Bug (#1942)Kevin Laeufer
2020-11-10Refactor emiter (#1879)Jiuyang Liu
2020-11-09smt: ensure that all signals have a unique name (#1943)Kevin Laeufer
2020-11-07-full64 is required to detect VCS. (#1930)Jiuyang Liu
2020-11-04Remove caching from RenameMap (#1938)Jack Koenig
2020-11-04Add 1.4.x to Mergify (#1920)Jack Koenig
2020-10-27Merge pull request #1932 from freechipsproject/fix_VerilogPrepJiuyang Liu
2020-10-26fix for LoweringCompilersSpec.Jiuyang liu
2020-10-26bug fix for VerilogPrep using wrong type.Jiuyang liu
2020-10-26fix a test not detecting verilog name conflicts.Jiuyang liu
2020-10-13Make {Stage, FirrtlStage}.run protected (#1926)Schuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-23 05:22:10 +0000