aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-03-30Switch to 3.0.0 sbt-apimappingsSchuyler Eldridge
2020-03-30Don't use postfix operator in transforms.FlattenSchuyler Eldridge
2020-03-26Bump to Scala 2.12.11 (#1473)Jack Koenig
2020-03-26Eliminate warnings on `sbt doc` and `sbt unidoc` (#1470)Chick Markley
2020-03-26Update spec to clarify sign and use 'h' for hex throughoutAlbert Magyar
2020-03-26Support octal and binary literal formats as described in the specAlbert Magyar
2020-03-25Update scalatest 3.1.0 (#1383)Jim Lawson
2020-03-23Support Java API doc Scaladoc/Unidoc References (#1420)Schuyler Eldridge
2020-03-23Remove toNamed (and friends) deprecation. (#1449)Jim Lawson
2020-03-23Explicitly initialize firrtl.stage.Forms to prevent multi-thread collisions (...Jim Lawson
2020-03-23Change annotation logging (#1461)Jack Koenig
2020-03-21Refactor build.sbt into more normal style (#1465)Jack Koenig
2020-03-17Add method to CheckCompLoops which returns its full netlist (#1458)David Biancolin
2020-03-17[RFC] Factor out common test classes; package them (#1412)David Biancolin
2020-03-16Merge pull request #1437 from freechipsproject/name-conflictsAlbert Magyar
2020-03-16Check for collision of defnames with Module namesAlbert Magyar
2020-03-16Check for module name conflictsAlbert Magyar
2020-03-14Merge pull request #1454 from freechipsproject/inline-invalidate-resolve-kindsSchuyler Eldridge
2020-03-13Make InlineInstances invalidate ResolveKindsJack Koenig
2020-03-14Revert Compiler.execute to public (was protected) (#1447)Schuyler Eldridge
2020-03-13[spec] Update Mid FIRRTL spec to reflect removal of subaccesses (#1451)Albert Magyar
2020-03-12Add Support for FPGA Bitstream Preset-registers (#1050)John's Brew
2020-03-12Add out-of-bounds literal access test for ReplaceAccessesAlbert Magyar
2020-03-12Avoid generating out-of-bounds indices in ReplaceAccessesAlbert Magyar
2020-03-11Don't const-prop a register's self-init (#1441)Albert Magyar
2020-03-11Merge pull request #1123 from freechipsproject/dependency-api-2Schuyler Eldridge
2020-03-11Migrate to DependencyAPISchuyler Eldridge
2020-03-11Remove dead passes.DeadCodeElimination code (#1440)Albert Magyar
2020-03-10[mergify] Update match string for labeling backported PRs (#1439)Albert Magyar
2020-03-10Fix copy-paste error in DiGraph.linearize documentation (#1324)Sahand Kashani-Akhavan
2020-03-09Provide an annotation mix-in that marks RTs as dontTouch (#1433)David Biancolin
2020-03-08Merge pull request #1429 from freechipsproject/mergify-ignore-bp-conflictsAlbert Magyar
2020-03-08Label & block conflicting backport PRsAlbert Magyar
2020-03-08Make mergify open backport PRs & signal on failed cherry-picksAlbert Magyar
2020-03-07Add firrtl-json serializers (#1430)Adam Izraelevitz
2020-03-06Check sign of primop constants where appropriate (#1421)Albert Magyar
2020-03-05Clone Verilator from GitHub, fix tag name (#1423)mergify[bot]
2020-03-05Merge pull request #1422 from freechipsproject/revert-inline-nots-onlyAlbert Magyar
2020-03-04[skip formal checks] Emitter bugfix expected to fail LECAlbert Magyar
2020-03-04Incorporate new AddNot formal regression testAlbert Magyar
2020-03-04Revert "Verilog emitter transform InlineNots (#1270)"Albert Magyar
2020-03-04Remove RenameMap logging from EliminateTargetPaths (#1416)Jack Koenig
2020-03-03Fix error message for NegWidthException (#1418)Albert Magyar
2020-03-02Update single-line when/else example in spec to match implementation (#1414)Albert Magyar
2020-03-02Remove DiGraph.seededLinearize (#1413)Schuyler Eldridge
2020-03-02Merge pull request #1394 from freechipsproject/EliminateTargetPaths-fixesSchuyler Eldridge
2020-03-02Remove new unreachables in EliminateTargetPathsSchuyler Eldridge
2020-02-24[spec] clarify that div-by-zero is undefined (#1409)Albert Magyar
2020-02-21mill: add testOnly (#1408)Sequencer
2020-02-21mill: sbt-compatible publishing (#1407)Sequencer
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-08 20:27:29 +0000