aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/ModuleWire.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/chisel3/ModuleWire.fir')
-rw-r--r--test/chisel3/ModuleWire.fir17
1 files changed, 0 insertions, 17 deletions
diff --git a/test/chisel3/ModuleWire.fir b/test/chisel3/ModuleWire.fir
deleted file mode 100644
index 3be7f928..00000000
--- a/test/chisel3/ModuleWire.fir
+++ /dev/null
@@ -1,17 +0,0 @@
-; RUN: firrtl -i %s -o %s.v -X verilog -p c | tee %s.out | FileCheck %s
-;CHECK: Done!
-
-circuit ModuleWire :
- module Inc :
- input in : UInt<32>
- output out : UInt<32>
-
- node T_12 = add-wrap(in, UInt<1>(1))
- out := T_12
- module ModuleWire :
- input in : UInt<32>
- output out : UInt<32>
-
- inst T_13 of Inc
- T_13.in := in
- out := T_13.out