aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/firrtl/Compiler.scala5
1 files changed, 1 insertions, 4 deletions
diff --git a/src/main/scala/firrtl/Compiler.scala b/src/main/scala/firrtl/Compiler.scala
index 60ec0eb0..b0d42332 100644
--- a/src/main/scala/firrtl/Compiler.scala
+++ b/src/main/scala/firrtl/Compiler.scala
@@ -279,10 +279,7 @@ trait Compiler extends LazyLogging {
writer: Writer,
customTransforms: Seq[Transform] = Seq.empty): CircuitState = {
val finalState = compileAndEmit(state, customTransforms)
- finalState.emittedCircuitOption match {
- case Some(emitted) => writer.write(emitted.value)
- case _ => throwInternalError
- }
+ writer.write(finalState.getEmittedCircuit.value)
finalState
}