aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/test/scala/firrtlTests/RenameMapSpec.scala14
1 files changed, 14 insertions, 0 deletions
diff --git a/src/test/scala/firrtlTests/RenameMapSpec.scala b/src/test/scala/firrtlTests/RenameMapSpec.scala
index bbe0255f..dc091b0a 100644
--- a/src/test/scala/firrtlTests/RenameMapSpec.scala
+++ b/src/test/scala/firrtlTests/RenameMapSpec.scala
@@ -766,4 +766,18 @@ class RenameMapSpec extends FirrtlFlatSpec {
r.get(foo) should not be (empty)
r.get(foo).get should contain allOf (foo, bar)
}
+
+ it should "not record the same rename multiple times" in {
+ val top = CircuitTarget("Top").module("Top")
+ val foo = top.instOf("foo", "Mod")
+ val bar = top.instOf("bar", "Mod")
+
+ val r = RenameMap()
+
+ r.record(foo, bar)
+ r.record(foo, bar)
+
+ r.get(foo) should not be (empty)
+ r.get(foo).get should contain theSameElementsAs Seq(bar)
+ }
}