diff options
| author | azidar | 2015-05-13 17:08:29 -0700 |
|---|---|---|
| committer | azidar | 2015-05-13 17:08:29 -0700 |
| commit | 521a4277bfc1d764dc9ee771c604200525e871cb (patch) | |
| tree | 53cba82f8e209b3ca98dc367726928e96331fca8 /test/passes/jacktest | |
| parent | 2cf26ba655e59937f5a52aa50db2d97538d1fdde (diff) | |
Added source indicators from FIRRTL files. Pass in -p i to get them printed. Should show up with check passes
Diffstat (limited to 'test/passes/jacktest')
| -rw-r--r-- | test/passes/jacktest/bundlewire.fir | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/test/passes/jacktest/bundlewire.fir b/test/passes/jacktest/bundlewire.fir index cd5b2dfe..cea54ed4 100644 --- a/test/passes/jacktest/bundlewire.fir +++ b/test/passes/jacktest/bundlewire.fir @@ -1,17 +1,17 @@ -; RUN: firrtl -i %s -o %s.flo -x X -p cg | tee %s.out | FileCheck %s +; RUN: firrtl -i %s -o %s.flo -x X -p ct | tee %s.out | FileCheck %s ; CHECK: Expand Whens circuit TestLower : module Inst : - input x : UInt - output y : UInt + input data : { w : UInt , x : UInt } + input tag : { y : UInt, z : UInt } module TestLower : mem m : {data : { w : UInt , x : UInt } tag : { y : UInt, z : UInt }}[8] wire index : UInt accessor r = m[index] inst i of Inst - i.x := r + i.data := r.data ; CHECK: Finished Expand Whens |