aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAdam Izraelevitz2019-02-21 12:13:10 -0800
committerGitHub2019-02-21 12:13:10 -0800
commitb7d8744a4d799c09f86eee8876ff139afac6b688 (patch)
treecb7a6ee23e61fdd02351b6e17a08121538fc9a63
parentb8dbd6cf6c9f6426e70f02e8781cc49ed9beed23 (diff)
Added mergify badge to README (#1027)
-rw-r--r--README.md5
1 files changed, 5 insertions, 0 deletions
diff --git a/README.md b/README.md
index 2a15e1ca..dd792f82 100644
--- a/README.md
+++ b/README.md
@@ -4,6 +4,11 @@
[![Join the chat at https://gitter.im/freechipsproject/firrtl](https://badges.gitter.im/freechipsproject/firrtl.svg)](https://gitter.im/freechipsproject/firrtl?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge&utm_content=badge)
[![Build Status](https://travis-ci.org/freechipsproject/firrtl.svg?branch=master)](https://travis-ci.org/freechipsproject/firrtl)
+[![Mergify Status][mergify-status]][mergify]
+
+[mergify]: https://mergify.io
+[mergify-status]: https://gh.mergify.io/badges/:freechipsproject/:firrtl.png?style=cut
+
#### Flexible Internal Representation for RTL
Firrtl is an intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations.