summaryrefslogtreecommitdiff
path: root/riscv/riscv_extras.lem
diff options
context:
space:
mode:
authorPrashanth Mundkur2018-06-22 17:14:35 -0700
committerPrashanth Mundkur2018-06-22 17:46:59 -0700
commit74e459da59e8411de84bded89d010e62fd735d29 (patch)
tree22a40cd953b990973efb6795434602df2571f9b4 /riscv/riscv_extras.lem
parent66ae0071f94a1ee33b021a5a0d34acbd510a8827 (diff)
Make riscv pte dirty-bit update handling configurable via a platform cli option.
Fix a redundant clock tick.
Diffstat (limited to 'riscv/riscv_extras.lem')
-rw-r--r--riscv/riscv_extras.lem4
1 files changed, 4 insertions, 0 deletions
diff --git a/riscv/riscv_extras.lem b/riscv/riscv_extras.lem
index 60f5dde9..60d9852a 100644
--- a/riscv/riscv_extras.lem
+++ b/riscv/riscv_extras.lem
@@ -68,6 +68,10 @@ val plat_clint_size : forall 'a. Size 'a => unit -> bitvector 'a
let plat_clint_size () = wordFromInteger 0
declare ocaml target_rep function plat_clint_size = `Platform.clint_size`
+val plat_enable_dirty_update : unit -> bool
+let plat_enable_dirty_update () = false
+declare ocaml target_rep function plat_enable_dirty_update = `Platform.enable_dirty_update`
+
val plat_insns_per_tick : unit -> integer
let plat_insns_per_tick () = 1
declare ocaml target_rep function plat_insns_per_tick = `Platform.insns_per_tick`